

Peter F. Orlowski

Praktische Elektronik

Datenblätter Analog- und CMOS-Technik





September 1998 File Number 957.4

4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output

The CA3140A and CA3140 are integrated circuit operational amplifiers that combine the advantages of high voltage PMOS transistors with high voltage bipolar transistors on a single monolithic chip.

The CA3140A and CA3140 BiMOS operational amplifiers feature gate protected MOSFET (PMOS) transistors in the input circuit to provide very high input impedance, very low input current, and high speed performance. The CA3140A and CA3140 operate at supply voltage from 4V to 36V (either single or dual supply). These operational amplifiers are internally phase compensated to achieve stable operation in unity gain follower operation, and additionally, have access terminal for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS field effect transistors in the input stage results in common mode input voltage capability down to 0.5V below the negative supply terminal, an important attribute for single supply applications. The output stage uses bipolar transistors and includes built-in protection against damage from load terminal short circuiting to either supply rail or to ground.

The CA3140 Series has the same 8-lead pinout used for the "741" and other industry standard op amps. The CA3140A and CA3140 are intended for operation at supply voltages up to 36V (±18V).

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
CA3140AE	-55 to 125	8 Ld PDIP	E8.3
CA3140AM (3140A)	-55 to 125	8 Ld SOIC	M8.15
CA3140AS	-55 to 125	8 Pin Metal Can	T8.C
CA3140AT	-55 to 125	8 Pin Metal Can	T8.C
CA3140E	-55 to 125	8 Ld PDIP	E8.3
CA3140M (3140)	-55 to 125	8 Ld SOIC	M8.15
CA3140M96 (3140)	-55 to 125	8 Ld SOIC Tape and Reel	
CA3140T	-55 to 125	8 Pin Metal Can	T8.C


Features

- MOSFET Input Stage
 - Very High Input Impedance (Z_{IN}) -1.5TΩ (Typ)
 - Very Low Input Current (I_I) -10pA (Typ) at \pm 15V
 - Wide Common Mode Input Voltage Range (V_{ICR}) Can be Swung 0.5V Below Negative Supply Voltage Rail
 - Output Swing Complements Input Common Mode Range
- Directly Replaces Industry Type 741 in Most Applications

Applications

- Ground-Referenced Single Supply Amplifiers in Automobile and Portable Instrumentation
- · Sample and Hold Amplifiers
- Long Duration Timers/Multivibrators (μseconds-Minutes-Hours)
- Photocurrent Instrumentation
- Peak Detectors
- Active Filters
- Comparators
- Interface in 5V TTL Systems and Other Low Supply Voltage Systems
- All Standard Operational Amplifier Applications
- Function Generators
- Tone Controls
- Power Supplies
- Portable Instruments
- Intrusion Alarm Systems

Pinouts



OUTPUT

OFFSET

NULL

6

5

V- 4

NON-INV.

1

Absolute Maximum Ratings

DC Supply Voltage (Between V+ and V- Terminals) 36V
Differential Mode Input Voltage 8V
DC Input Voltage (V+ +8V) To (V0.5V)
Input Terminal Current 1mA
Output Short Circuit Duration (Note 2) Indefinite

Operating Conditions

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)	θ _{JC} (^o C/W)
PDIP Package	100	N/A
SOIC Package	160	N/A
Metal Can Package	170	85
Maximum Junction Temperature (Metal Can	Package)	175 ⁰ C
Maximum Junction Temperature (Plastic F	ackage)	150 ⁰ C
Maximum Storage Temperature Range.	65	5 ⁰ C to 150 ⁰ C
Maximum Lead Temperature (Soldering 1	0s)	300 ⁰ C
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.
- 2. Short circuit may be applied to ground or to either supply.

				TYPICA	L VALUES	
PARAMETER	SYMBOL	TEST CONDITIONS		CA3140	CA3140A	UNITS
Input Offset Voltage Adjustment Resistor		Typical Value of Resistor Between Terminals 4 and 5 or 4 and 1 to Adjust Max VIO		4.7	18	kΩ
Input Resistance	RI			1.5	1.5	TΩ
Input Capacitance	Cl			4	4	pF
Output Resistance	R _O			60	60	Ω
Equivalent Wideband Input Noise Voltage (See Figure 27)	e _N	BW = 140kHz, R _S =	1ΜΩ	48	48	μV
Equivalent Input Noise Voltage (See Figure 35)	eN	R _S = 100Ω	f = 1kHz	40	40	nV/√Hz
			f = 10kHz	12	12	nV/√Hz
Short Circuit Current to Opposite Supply	I _{OM} +		Source	40	40	mA
	I _{OM} -		Sink	18	18	mA
Gain-Bandwidth Product, (See Figures 6, 30)	fT			4.5	4.5	MHz
Slew Rate, (See Figure 31)	SR			9	9	V/µs
Sink Current From Terminal 8 To Terminal 4 to Swing Output Low				220	220	μA
Transient Response (See Figure 28)	t _r	$R_L = 2k\Omega$	Rise Time	0.08	0.08	μs
	OS	C _L = 100pF	Overshoot	10	10	%
Settling Time at $10V_{P-P}$, (See Figure 5)	tS	$R_L = 2k\Omega$	To 1mV	4.5	4.5	μs
		C _L = 100pF Voltage Follower	To 10mV	1.4	1.4	μs

Electrical Specifications For Equipment Design, at $V_{SUPPLY} = \pm 15V$, $T_A = 25^{\circ}C$, Unless Otherwise Specified

		CA3140		CA3140A				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	V _{IO}	-	5	15	-	2	5	mV
Input Offset Current	lliol	-	0.5	30	-	0.5	20	pА
Input Current	lı	-	10	50	-	10	40	pА
Large Signal Voltage Gain (Note 3)	A _{OL}	20	100	-	20	100	-	kV/V
(See Figures 6, 29)		86	100	-	86	100	-	dB

$\label{eq:scalar} Electrical Specifications \qquad \mbox{For Equipment Design, at V} V_{SUPPLY} = \pm 15 \mbox{V}, \mbox{T}_A = 25^{o} \mbox{C}, \mbox{Unless Otherwise Specified} \mbox{ (Continued)} \mbox{Continued} \mbox{V} = \pm 15 \mbox{V}, \mbox{T}_A = 25^{o} \mbox{C}, \mbox{Unless Otherwise Specified} \mbox{(Continued)} \mbox{V} = \pm 15 \mbox{V}, \mbox{T}_A = 25^{o} \mbox{C}, \mbox{Unless Otherwise Specified} \mbox{(Continued)} \mbox{Equipment Design, at V} = \pm 15 \mbox{V}, \mbox{T}_A = 25^{o} \mbox{C}, \mbox{Unless Otherwise Specified} \mbox{(Continued)} \m$

			CA3140			CA3140A		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Common Mode Rejection Ratio	CMRR	-	32	320	-	32	320	μV/V
(See Figure 34)		70	90	-	70	90	-	dB
Common Mode Input Voltage Range (See Figure 8)	VICR	-15	-15.5 to +12.5	11	-15	-15.5 to +12.5	12	V
Power-Supply Rejection Ratio,	PSRR	-	100	150	-	100	150	μV/V
$\Delta V_{IO}/\Delta V_{S}$ (See Figure 36)		76	80	-	76	80	-	dB
Max Output Voltage (Note 4)	V _{OM} +	+12	13	-	+12	13	-	V
(See Figures 2, 8)	V _{OM} -	-14	-14.4	-	-14	-14.4	-	V
Supply Current (See Figure 32)	l+	-	4	6	-	4	6	mA
Device Dissipation	PD	-	120	180	-	120	180	mW
Input Offset Voltage Temperature Drift	$\Delta V_{IO} / \Delta T$	-	8	-	-	6	-	μV/ ^o C

NOTES:


3. At V_O = 26V_{P-P}, +12V, -14V and R_L = 2k\Omega.

4. At $R_L = 2k\Omega$.


Electrical Specifications For Design Guidance At V+ = 5V, V- = 0V, $T_A = 25^{\circ}C$

			TYPICAL	VALUES		
PARAMETER	PARAMETER		CA3140	CA3140A	UNITS	
Input Offset Voltage		V _{IO}	5	2	mV	
Input Offset Current		I _{IO}	0.1	0.1	рА	
Input Current		lı lı	2	2	рА	
Input Resistance		RI	1	1	TΩ	
Large Signal Voltage Gain (See Figures 6, 29)		A _{OL}	100	100	kV/V	
			100	100	dB	
Common Mode Rejection Ratio		CMRR	32	32	μV/V	
			90	90	dB	
Common Mode Input Voltage Range (See Figure 8)		VICR	-0.5	-0.5	V	
			2.6	2.6	V	
Power Supply Rejection Ratio		PSRR	100	100	μV/V	
		$\Delta V_{IO} / \Delta V_{S}$	80	80	dB	
Maximum Output Voltage (See Figures 2, 8)		V _{OM} +	3	3	V	
		V _{OM} -	0.13	0.13	V	
Maximum Output Current:	Source	I _{OM} +	10	10	mA	
	Sink	I _{OM} -	1	1	mA	
Slew Rate (See Figure 31)		SR	7	7	V/µs	
Gain-Bandwidth Product (See Figure 30)		fT	3.7	3.7	MHz	
Supply Current (See Figure 32)		l+	1.6	1.6	mA	
Device Dissipation		PD	8	8	mW	
Sink Current from Terminal 8 to Terminal 4 to Swing Output Low	1		200	200	μA	

Block Diagram



Schematic Diagram



NOTE: All resistance values are in ohms.

Application Information

Circuit Description

As shown in the block diagram, the input terminals may be operated down to 0.5V below the negative supply rail. Two class A amplifier stages provide the voltage gain, and a unique class AB amplifier stage provides the current gain necessary to drive low-impedance loads.

A biasing circuit provides control of cascoded constant current flow circuits in the first and second stages. The CA3140 includes an on chip phase compensating capacitor that is sufficient for the unity gain voltage follower configuration.

Input Stage

The schematic diagram consists of a differential input stage using PMOS field-effect transistors (Q_9, Q_{10}) working into a mirror pair of bipolar transistors (Q_{11}, Q_{12}) functioning as load resistors together with resistors R_2 through R_5 . The mirror pair transistors also function as a differential-to-single-ended converter to provide base current drive to the second stage bipolar transistor (Q_{13}) . Offset nulling, when desired, can be effected with a 10k Ω potentiometer connected across Terminals 1 and 5 and with its slider arm connected to Terminal 4. Cascode-connected bipolar transistors Q_2 , Q_5 are the constant current source for the input stage. The base biasing circuit for the constant current source is described subsequently. The small diodes D_3 , D_4 , D_5 provide gate oxide protection against high voltage transients, e.g., static electricity.

Second Stage

Most of the voltage gain in the CA3140 is provided by the second amplifier stage, consisting of bipolar transistor Q_{13} and its cascode connected load resistance provided by bipolar transistors Q_3 , Q_4 . On-chip phase compensation, sufficient for a majority of the applications is provided by C₁. Additional Miller-Effect compensation (roll off) can be accomplished, when desired, by simply connecting a small capacitor between Terminals 1 and 8. Terminal 8 is also used to strobe the output stage into quiescence. When terminal 8 is tied to the negative supply rail (Terminal 4) by mechanical or electrical means, the output Terminal 6 swings low, i.e., approximately to Terminal 4 potential.

Output Stage

The CA3140 Series circuits employ a broad band output stage that can sink loads to the negative supply to complement the capability of the PMOS input stage when operating near the negative rail. Quiescent current in the emitter-follower cascade circuit (Q_{17} , Q_{18}) is established by transistors (Q_{14} , Q_{15}) whose base currents are "mirrored" to current flowing through diode D_2 in the bias circuit section. When the CA3140 is operating such that output Terminal 6 is sourcing current, transistor Q_{18} functions as an emitter-follower to source current from the V+ bus (Terminal 7), via D_7 , R_9 , and R_{11} . Under these conditions, the collector potential of Q_{13} is sufficiently high to permit the necessary flow of base current to emitter follower Q_{17} which, in turn, drives Q_{18} .

When the CA3140 is operating such that output Terminal 6 is sinking current to the V- bus, transistor Q16 is the current sinking element. Transistor Q₁₆ is mirror connected to D₆, R₇, with current fed by way of Q21, R12, and Q20. Transistor Q20, in turn, is biased by current flow through R₁₃, zener D₈, and R₁₄. The dynamic current sink is controlled by voltage level sensing. For purposes of explanation, it is assumed that output Terminal 6 is guiescently established at the potential midpoint between the V+ and V- supply rails. When output current sinking mode operation is required, the collector potential of transistor Q13 is driven below its quiescent level, thereby causing Q17, Q18 to decrease the output voltage at Terminal 6. Thus, the gate terminal of PMOS transistor Q21 is displaced toward the V- bus, thereby reducing the channel resistance of Q21. As a consequence, there is an incremental increase in current flow through Q₂₀, R₁₂, Q₂₁, D₆, R₇, and the base of Q₁₆. As a result, Q₁₆ sinks current from Terminal 6 in direct response to the incremental change in output voltage caused by Q18. This sink current flows regardless of load; any excess current is internally supplied by the emitter-follower Q18. Short circuit protection of the output circuit is provided by Q19, which is driven into conduction by the high voltage drop developed across R11 under output short circuit conditions. Under these conditions, the collector of Q19 diverts current from Q4 so as to reduce the base current drive from Q17, thereby limiting current flow in Q₁₈ to the short circuited load terminal.

Bias Circuit

Quiescent current in all stages (except the dynamic current sink) of the CA3140 is dependent upon bias current flow in R₁. The function of the bias circuit is to establish and maintain constant current flow through D₁, Q₆, Q₈ and D₂. D₁ is a diode connected transistor mirror connected in parallel with the base emitter junctions of Q₁, Q₂, and Q₃. D₁ may be considered as a current sampling diode that senses the emitter current of Q₆ and automatically adjusts the base current of Q₆ (via Q₁) to maintain a constant current through Q₆, Q₈, D₂. The base currents in Q₂, Q₃ are also determined by constant current flow D₁. Furthermore, current in diode connected transistor Q₂ establishes the currents in transistors Q₁₄ and Q₁₅.

Typical Applications

Wide dynamic range of input and output characteristics with the most desirable high input impedance characteristics is achieved in the CA3140 by the use of an unique design based upon the PMOS Bipolar process. Input common mode voltage range and output swing capabilities are complementary, allowing operation with the single supply down to 4V.

The wide dynamic range of these parameters also means that this device is suitable for many single supply applications, such as, for example, where one input is driven below the potential of Terminal 4 and the phase sense of the output signal must be maintained – a most important consideration in comparator applications.

Output Circuit Considerations

Excellent interfacing with TTL circuitry is easily achieved with a single 6.2V zener diode connected to Terminal 8 as shown in Figure 1. This connection assures that the maximum output signal swing will not go more positive than the zener voltage minus two base-to-emitter voltage drops within the CA3140. These voltages are independent of the operating supply voltage.




FIGURE 1. ZENER CLAMPING DIODE CONNECTED TO TERMINALS 8 AND 4 TO LIMIT CA3140 OUTPUT SWING TO TTL LEVELS






FIGURE 2. VOLTAGE ACROSS OUTPUT TRANSISTORS (Q15 AND Q16) vs LOAD CURRENT

Figure 2 shows output current sinking capabilities of the CA3140 at various supply voltages. Output voltage swing to the negative supply rail permits this device to operate both power transistors and thyristors directly without the need for








FIGURE 3B. IMPROVED RESOLUTION FIGURE 3. THREE OFFSET VOLTAGE NULLING METHODS

level shifting circuitry usually associated with the 741 series of operational amplifiers.

Figure 4 shows some typical configurations. Note that a series resistor, R_I, is used in both cases to limit the drive available to the driven device. Moreover, it is recommended that a series diode and shunt diode be used at the thyristor input to prevent large negative transient surges that can appear at the gate of thyristors, from damaging the integrated circuit.

Offset Voltage Nulling

The input offset voltage can be nulled by connecting a $10k\Omega$ potentiometer between Terminals 1 and 5 and returning its wiper arm to terminal 4, see Figure 3A. This technique, however, gives more adjustment range than required and therefore, a considerable portion of the potentiometer rotation is not fully utilized. Typical values of series resistors (R) that may be placed at either end of the potentiometer, see Figure 3B, to optimize its utilization range are given in the Electrical Specifications table.

An alternate system is shown in Figure 3C. This circuit uses only one additional resistor of approximately the value shown in the table. For potentiometers, in which the resistance does not drop to 0Ω at either end of rotation, a value of resistance 10% lower than the values shown in the table should be used.

Low Voltage Operation

Operation at total supply voltages as low as 4V is possible with the CA3140. A current regulator based upon the PMOS threshold voltage maintains reasonable constant operating current and hence consistent performance down to these lower voltages.

The low voltage limitation occurs when the upper extreme of the input common mode voltage range extends down to the voltage at Terminal 4. This limit is reached at a total supply voltage just below 4V. The output voltage range also begins to extend down to the negative supply rail, but is slightly higher than that of the input. Figure 8 shows these characteristics and shows that with 2V dual supplies, the lower extreme of the input common mode voltage range is below ground potential.





FIGURE 3C. SIMPLER IMPROVED RESOLUTION






FIGURE 4. METHODS OF UTILIZING THE VCE(SAT) SINKING CURRENT CAPABILITY OF THE CA3140 SERIES





FIGURE 5A. WAVEFORM







Bandwidth and Slew Rate

For those cases where bandwidth reduction is desired, for example, broadband noise reduction, an external capacitor connected between Terminals 1 and 8 can reduce the open loop -3dB bandwidth. The slew rate will, however, also be proportionally reduced by using this additional capacitor. Thus, a 20% reduction in bandwidth by this technique will also reduce the slew rate by about 20%.

Figure 5 shows the typical settling time required to reach 1mV or 10mV of the final value for various levels of large signal inputs for the voltage follower and inverting unity gain amplifiers. The exceptionally fast settling time characteristics

are largely due to the high combination of high gain and wide bandwidth of the CA3140; as shown in Figure 6.

Input Circuit Considerations

As mentioned previously, the amplifier inputs can be driven below the Terminal 4 potential, but a series current limiting resistor is recommended to limit the maximum input terminal current to less than 1mA to prevent damage to the input protection circuitry.

Moreover, some current limiting resistance should be provided between the inverting input and the output when the CA3140 is used as a unity gain voltage follower. This resistance prevents the possibility of extremely large input signal transients from forcing a signal through the input protection network and directly driving the internal constant current source which could result in positive feedback via the output terminal. A $3.9 \text{k}\Omega$ resistor is sufficient.

The typical input current is on the order of 10pA when the inputs are centered at nominal device dissipation. As the output supplies load current, device dissipation will increase, raising the chip temperature and resulting in increased input current. Figure 7 shows typical input terminal current versus ambient temperature for the CA3140.

It is well known that MOSFET devices can exhibit slight changes in characteristics (for example, small changes in input offset voltage) due to the application of large





FIGURE 6. OPEN LOOP VOLTAGE GAIN AND PHASE vs FREQUENCY



differential input voltages that are sustained over long periods at elevated temperatures.

Both applied voltage and temperature accelerate these changes. The process is reversible and offset voltage shifts of the opposite polarity reverse the offset. Figure 9 shows the typical offset voltage change as a function of various stress voltages at the maximum rating of 125°C (for metal can); at lower temperatures (metal can and plastic), for example, at 85°C, this change in voltage is considerably less. In typical linear applications, where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage.




FIGURE 7. INPUT CURRENT vs TEMPERATURE




FIGURE 8. OUTPUT VOLTAGE SWING CAPABILITY AND COMMON MODE INPUT VOLTAGE RANGE vs SUPPLY VOLTAGE




FIGURE 9. TYPICAL INCREMENTAL OFFSET VOLTAGE SHIFT vs OPERATING LIFE

Super Sweep Function Generator

A function generator having a wide tuning range is shown in Figure 10. The 1,000,000/1 adjustment range is accomplished by a single variable potentiometer or by an auxiliary sweeping signal. The CA3140 functions as a noninverting readout amplifier of the triangular signal developed across the integrating capacitor network connected to the output of the CA3080A current source.

Buffered triangular output signals are then applied to a second CA3080 functioning as a high speed hysteresis switch. Output from the switch is returned directly back to the input of the CA3080A current source, thereby, completing the positive feedback loop

The triangular output level is determined by the four 1N914 level limiting diodes of the second CA3080 and the resistor divider network connected to Terminal No. 2 (input) of the CA3080. These diodes establish the input trip level to this switching stage and, therefore, indirectly determine the amplitude of the output triangle.

Compensation for propagation delays around the entire loop is provided by one adjustment on the input of the CA3080. This adjustment, which provides for a constant generator amplitude output, is most easily made while the generator is sweeping. High frequency ramp linearity is adjusted by the single 7pF to 60pF capacitor in the output of the CA3080A.

It must be emphasized that only the CA3080A is characterized for maximum output linearity in the current generator function.

Meter Driver and Buffer Amplifier

Figure 11 shows the CA3140 connected as a meter driver and buffer amplifier. Low driving impedance is required of the CA3080A current source to assure smooth operation of the Frequency Adjustment Control. This low-driving impedance requirement is easily met by using a CA3140 connected as a voltage follower. Moreover, a meter may be placed across the input to the CA3080A to give a logarithmic analog indication of the function generator's frequency.

Analog frequency readout is readily accomplished by the means described above because the output current of the CA3080A varies approximately one decade for each 60mV change in the applied voltage, V_{ABC} (voltage between Terminals 5 and 4 of the CA3080A of the function generator). Therefore, six decades represent 360mV change in V_{ABC} .

Now, only the reference voltage must be established to set the lower limit on the meter. The three remaining transistors from the CA3086 Array used in the sweep generator are used for this reference voltage. In addition, this reference generator arrangement tends to track ambient temperature variations, and thus compensates for the effects of the normal negative temperature coefficient of the CA3080A V_{ABC} terminal voltage.

Another output voltage from the reference generator is used to insure temperature tracking of the lower end of the Frequency Adjustment Potentiometer. A large series resistance simulates a current source, assuring similar temperature coefficients at both ends of the Frequency Adjustment Control.

To calibrate this circuit, set the Frequency Adjustment Potentiometer at its low end. Then adjust the Minimum Frequency Calibration Control for the lowest frequency. To establish the upper frequency limit, set the Frequency Adjustment Potentiometer to its upper end and then adjust the Maximum Frequency Calibration Control for the maximum frequency. Because there is interaction among these controls, repetition of the adjustment procedure may be necessary. Two adjustments are used for the meter. The meter sensitivity control sets the meter scale width of each decade, while the meter position control adjusts the pointer on the scale with negligible effect on the sensitivity adjustment. Thus, the meter sensitivity adjustment control calibrates the meter so that it deflects 1/6 of full scale for each decade change in frequency.

Sine Wave Shaper

The circuit shown in Figure 12 uses a CA3140 as a voltage follower in combination with diodes from the CA3019 Array to convert the triangular signal from the function generator to a sine-wave output signal having typically less than 2% THD. The basic zero crossing slope is established by the 10k Ω potentiometer connected between Terminals 2 and 6 of the CA3140 and the 9.1k Ω resistor and 10k Ω potentiometer from Terminal 2 to ground. Two break points are established by diodes D₁ through D₄. Positive feedback via D₅ and D₆ establishes the zero slope at the maximum and minimum levels of the sine wave. This technique is necessary because the voltage follower configuration approaches unity gain rather than the zero gain required to shape the sine wave at the two extremes.




FIGURE 10. FUNCTION GENERATOR




FIGURE 11. METER DRIVER AND BUFFER AMPLIFIER

FIGURE 12. SINE WAVE SHAPER




FIGURE 13. SWEEPING GENERATOR


This circuit can be adjusted most easily with a distortion analyzer, but a good first approximation can be made by comparing the output signal with that of a sine wave generator. The initial slope is adjusted with the potentiometer R_1 , followed by an adjustment of R_2 . The final slope is established by adjusting R_3 , thereby adding additional segments that are contributed by these diodes. Because there is some interaction among these controls, repetition of the adjustment procedure may be necessary.

Sweeping Generator

Figure 13 shows a sweeping generator. Three CA3140s are used in this circuit. One CA3140 is used as an integrator, a second device is used as a hysteresis switch that determines the starting and stopping points of the sweep. A third CA3140 is used as a logarithmic shaping network for the log function. Rates and slopes, as well as sawtooth, triangle, and logarithmic sweeps are generated by this circuit.

Wideband Output Amplifier

Figure 14 shows a high slew rate, wideband amplifier suitable for use as a 50 Ω transmission line driver. This circuit, when used in conjunction with the function generator and sine wave shaper circuits shown in Figures 10 and 12 provides 18V_{P-P} output open circuited, or 9V_{P-P} output when terminated in 50 Ω . The slew rate required of this amplifier is 28V/µs (18V_{P-P} x π x 0.5MHz).





Power Supplies

High input impedance, common mode capability down to the negative supply and high output drive current capability are key factors in the design of wide range output voltage supplies that use a single input voltage to provide a regulated output voltage that can be adjusted from essentially 0V to 24V.

Unlike many regulator systems using comparators having a bipolar transistor input stage, a high impedance reference voltage divider from a single supply can be used in connection with the CA3140 (see Figure 15).




FIGURE 15. BASIC SINGLE SUPPLY VOLTAGE REGULATOR SHOWING VOLTAGE FOLLOWER CONFIGURATION

Essentially, the regulators, shown in Figures 16 and 17, are connected as non inverting power operational amplifiers with a gain of 3.2. An 8V reference input yields a maximum output voltage slightly greater than 25V. As a voltage follower, when the reference input goes to 0V the output will be 0V. Because the offset voltage is also multiplied by the 3.2 gain factor, a potentiometer is needed to null the offset voltage.

Series pass transistors with high I_{CBO} levels will also prevent the output voltage from reaching zero because there is a finite voltage drop (V_{CESAT}) across the output of the CA3140 (see Figure 2). This saturation voltage level may indeed set the lowest voltage obtainable.

The high impedance presented by Terminal 8 is advantageous in effecting current limiting. Thus, only a small signal transistor is required for the current-limit sensing amplifier. Resistive decoupling is provided for this transistor to minimize damage to it or the CA3140 in the event of unusual input or output transients on the supply rail.

Figures 16 and 17, show circuits in which a D2201 high speed diode is used for the current sensor. This diode was chosen for its slightly higher forward voltage drop characteristic, thus giving greater sensitivity. It must be emphasized that heat sinking of this diode is essential to minimize variation of the current trip point due to internal heating of the diode. That is, 1A at 1V forward drop represents one watt which can result in significant regenerative changes in the current trip point as the diode temperature rises. Placing the small signal reference amplifier in the proximity of the current sensing diode also helps minimize the variability in the trip level due to the negative temperature coefficient of the diode. In spite of those limitations, the current limiting point can easily be adjusted over the range from 10mA to 1A with a single adjustment potentiometer. If the temperature stability of the current limiting system is a serious consideration, the more usual current sampling resistor type of circuitry should be employed.

A power Darlington transistor (in a metal can with heatsink), is used as the series pass element for the conventional current limiting system, Figure 16, because high power Darlington dissipation will be encountered at low output voltage and high currents. A small heat sink VERSAWATT transistor is used as the series pass element in the fold back current system, Figure 17, since dissipation levels will only approach 10W. In this system, the D2201 diode is used for current sampling. Foldback is provided by the $3k\Omega$ and $100k\Omega$ divider network connected to the base of the current sensing transistor.

Both regulators provide better than 0.02% load regulation. Because there is constant loop gain at all voltage settings, the






FIGURE 16. REGULATED POWER SUPPLY





regulation also remains constant. Line regulation is 0.1% per volt. Hum and noise voltage is less than $200\mu V$ as read with a meter having a 10MHz bandwidth.

Figure 18A shows the turn ON and turn OFF characteristics of both regulators. The slow turn on rise is due to the slow rate of rise of the reference voltage. Figure 18B shows the transient response of the regulator with the switching of a 20Ω load at 20V output.





FIGURE 17. REGULATED POWER SUPPLY WITH "FOLDBACK" CURRENT LIMITING



Top Trace: Output Voltage; 200mV/Div., 5μs/Div. Bottom Trace: Collector of load switching transistor, load = 1A; 5V/Div., 5μs/Div.


FIGURE 18B. TRANSIENT RESPONSE

FIGURE 18. WAVEFORMS OF DYNAMIC CHARACTERISTICS OF POWER SUPPLY CURRENTS SHOWN IN FIGURES 16 AND 17

Tone Control Circuits

High slew rate, wide bandwidth, high output voltage capability and high input impedance are all characteristics required of tone control amplifiers. Two tone control circuits that exploit these characteristics of the CA3140 are shown in Figures 19 and 20.

The first circuit, shown in Figure 20, is the Baxandall tone control circuit which provides unity gain at midband and uses standard linear potentiometers. The high input impedance of the CA3140 makes possible the use of low-cost, low-value, small size capacitors, as well as reduced load of the driving stage.




FOR SINGLE SUPPLY

Bass treble boost and cut are ±15dB at 100Hz and 10kHz, respectively. Full peak-to-peak output is available up to at least 20kHz due to the high slew rate of the CA3140. The amplifier gain is 3dB down from its "flat" position at 70kHz.


Figure 19 shows another tone control circuit with similar boost and cut specifications. The wideband gain of this circuit is equal to the ultimate boost or cut plus one, which in this case is a gain of eleven. For 20dB boost and cut, the input loading of this circuit is essentially equal to the value of the resistance from Terminal No. 3 to ground. A detailed analysis of this circuit is given in "An IC Operational Transconductance Amplifier (OTA) With Power Capability" by L. Kaplan and H. Wittlinger, IEEE Transactions on Broadcast and Television Receivers, Vol. BTR-18, No. 3, August, 1972.

NOTES:

- 5. 20dB Flat Position Gain.
- 6. ±15dB Bass and Treble Boost and Cut at 100Hz and 10kHz, respectively.
- 7. 25V_{P-P} output at 20kHz.
- 8. -3dB at 24kHz from 1kHz reference.









Wien Bridge Oscillator

Another application of the CA3140 that makes excellent use of its high input impedance, high slew rate, and high voltage qualities is the Wien Bridge sine wave oscillator. A basic Wien Bridge oscillator is shown in Figure 21. When $R_1 = R_2 = R$ and $C_1 = C_2 = C$, the frequency equation reduces to the familiar f = 1/($2\pi RC$) and the gain required for oscillation, A_{OSC} is equal to 3. Note that if C₂ is increased by a factor of four and R₂ is reduced by a factor of four, the gain required for oscillation becomes 1.5, thus permitting a potentially higher operating frequency closer to the gain bandwidth product of the CA3140.




FIGURE 21. BASIC WIEN BRIDGE OSCILLATOR CIRCUIT USING AN OPERATIONAL AMPLIFIER

Oscillator stabilization takes on many forms. It must be precisely set, otherwise the amplitude will either diminish or reach some form of limiting with high levels of distortion. The element, R_S , is commonly replaced with some variable resistance element. Thus, through some control means, the value of R_S is adjusted to maintain constant oscillator output. A FET channel resistance, a thermistor, a lamp bulb, or other device whose resistance increases as the output amplitude is increased are a few of the elements often utilized.

Figure 22 shows another means of stabilizing the oscillator with a zener diode shunting the feedback resistor (R_F of Figure 21). As the output signal amplitude increases, the zener diode impedance decreases resulting in more feedback with consequent reduction in gain; thus stabilizing the amplitude of the output signal. Furthermore, this combination of a monolithic zener diode and bridge rectifier circuit tends to provide a zero temperature coefficient for this regulating system. Because this bridge rectifier system has no time constant, i.e., thermal time constant for the lamp bulb, and RC time constant for filters often used in detector networks, there is no lower frequency limit. For example, with 1 μ F polycarbonate capacitors and 22M Ω for the frequency determining network, the operating frequency is 0.007Hz.

As the frequency is increased, the output amplitude must be reduced to prevent the output signal from becoming slew-rate limited. An output frequency of 180kHz will reach a slew rate of approximately $9V/\mu s$ when its amplitude is $16V_{P-P}$.




FIGURE 22. WIEN BRIDGE OSCILLATOR CIRCUIT USING CA3140

Simple Sample-and-Hold System

Figure 23 shows a very simple sample-and-hold system using the CA3140 as the readout amplifier for the storage capacitor. The CA3080A serves as both input buffer amplifier and low feed-through transmission switch (see Note 13). System offset nulling is accomplished with the CA3140 via its offset nulling terminals. A typical simulated load of $2k\Omega$ and 30pF is shown in the schematic.





FIGURE 23. SAMPLE AND HOLD CIRCUIT

In this circuit, the storage compensation capacitance (C_1) is only 200pF. Larger value capacitors provide longer "hold" periods but with slower slew rates. The slew rate is:


$$\frac{dv}{dt} = \frac{l}{C} = 0.5 \text{mA}/200 \text{pF} = 2.5 \text{V}/\mu\text{s}$$

NOTE:

13. AN6668 "Applications of the CA3080 and CA 3080A High Performance Operational Transconductance Amplifiers". Pulse "droop" during the hold interval is 170pA/200pF which is $0.85\mu V/\mu s$; (i.e., 170pA/200pF). In this case, 170pA represents the typical leakage current of the CA3080A when strobed off. If C_1 were increased to 2000pF, the "hold-droop" rate will decrease to $0.085\mu V/\mu s$, but the slew rate would decrease to $0.25V/\mu s$. The parallel diode network connected between Terminal 3 of the CA3080A and Terminal 6 of the CA3140 prevents large input signal feedthrough across the input terminals of the CA3080A to the 200pF storage capacitor when the CA3080A is strobed off. Figure 24 shows dynamic characteristic waveforms of this sample-and-hold system.




Top Trace: Output; 50mV/Div., 200ns/Div. Bottom Trace: Input; 50mV/Div., 200ns/Div.



Top Trace: Output Signal; 5V/Div, 2µs/Div. Center Trace: Difference of Input and Output Signals through Tektronix Amplifier 7A13; 5mV/Div., 2µs/Div.

Bottom Trace: Input Signal; 5V/Div., 2µs/Div.

LARGE SIGNAL RESPONSE AND SETTLING TIME



SAMPLING RESPONSE

Top Trace: Output; 100mV/Div., 500ns/Div. Bottom Trace: Input; 20V/Div., 500ns/Div.

FIGURE 24. SAMPLE AND HOLD SYSTEM DYNAMIC CHARACTERISTICS WAVEFORMS

Current Amplifier

The low input terminal current needed to drive the CA3140 makes it ideal for use in current amplifier applications such as the one shown in Figure 25 (see Note 14). In this circuit, low current is supplied at the input potential as the power supply to load resistor R_L . This load current is increased by the multiplication factor R_2/R_1 , when the load current is monitored by the power supply meter M. Thus, if the load current is 100nA, with values shown, the load current presented to the supply will be 100µA; a much easier current to measure in many systems.




FIGURE 25. BASIC CURRENT AMPLIFIER FOR LOW CURRENT MEASUREMENT SYSTEMS

Note that the input and output voltages are transferred at the same potential and only the output current is multiplied by the scale factor.


The dotted components show a method of decoupling the circuit from the effects of high output load capacitance and the potential oscillation in this situation. Essentially, the necessary high frequency feedback is provided by the capacitor with the dotted series resistor providing load decoupling.

Full Wave Rectifier


Figure 26 shows a single supply, absolute value, ideal fullwave rectifier with associated waveforms. During positive excursions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No. 6) of the inverting amplifier in a negative going excursion such that the 1N914 diode effectively disconnects the amplifier from the signal path. During a negative going excursion of the input signal, the CA3140 functions as a normal inverting amplifier with a gain equal to $-R_2/R_1$. When the equality of the two equations shown in Figure 26 is satisfied, the full wave output is symmetrical.


NOTE:


 "Operational Amplifiers Design and Applications", J. G. Graeme, McGraw-Hill Book Company, page 308, "Negative Immittance Converter Circuits".




 $20V_{P-P}$ Input BW (-3dB) = 290kHz, DC Output (Avg) = 3.2V














FIGURE 28A. TEST CIRCUIT



Top Trace: Output; 50mV/Div., 200ns/Div. Bottom Trace: Input; 50mV/Div., 200ns/Div. FIGURE 28B. SMALL SIGNAL RESPONSE




(Measurement made with Tektronix 7A13 differential amplifier.)


Top Trace: Output Signal; 5V/Div., 5µs/Div. Center Trace: Difference Signal; 5mV/Div., 5µs/Div. Bottom Trace: Input Signal; 5V/Div., 5µs/Div.


FIGURE 28C. INPUT-OUTPUT DIFFERENCE SIGNAL SHOWING SETTLING TIME

FIGURE 28. SPLIT SUPPLY VOLTAGE FOLLOWER TEST CIRCUIT AND ASSOCIATED WAVEFORMS


Typical Performance Curves
















FIGURE 30. GAIN BANDWIDTH PRODUCT vs SUPPLY VOLTAGE AND TEMPERATURE




FIGURE 32. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE AND TEMPERATURE






FIGURE 34. COMMON MODE REJECTION RATIO vs FREQUENCY

Typical Performance Curves (Continued)



Metallization Mask Layout



Dimensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

National Semiconductor

LF351 Wide Bandwidth JFET Input Operational Amplifier

General Description

The LF351 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF351 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.


The LF351 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply

current is important, however, the LF351 is the better choice.

Features

- 10 mV Internally trimmed offset voltage Low input bias current 50 pA Low input noise voltage 25 nV/√Hz $0.01 \text{ pA}/\sqrt{\text{Hz}}$ Low input noise current ■ Wide gain bandwidth 4 MHz High slew rate 13 V/μs 1.8 mA Low supply current ■ High input impedance $10^{12}\Omega$ <0.02%
- Low total harmonic distortion $A_V = 10$, $R_{I} = 10k, V_{O} = 20 V_{P-P}, BW = 20 H_{Z} - 20 kH_{Z}$
- Low 1/f noise corner ■ Fast settling time to 0.01%

Simplified Schematic



©1995 National Semiconductor Corporation TL/H/5648 RRD-B30M125/Printed in U. S. A.

LF351 Wide Bandwidth JFET Input Operational Amplifier

50 Hz

2 µs

December 1995

Absolute Maximum Ra If Military/Aerospace specified de please contact the National Se Office/Distributors for availability a	evices are required, emiconductor Sales	θ _{jA} N Package M Package	120°C/W TBD
Supply Voltage	\pm 18V	Soldering Information	
Power Dissipation (Notes 1 and 6)	670 mW	Dual-In-Line Package	
Operating Temperature Range	0°C to +70°C	Soldering (10 sec.) Small Outline Package	260°C
T _{i(MAX)}	115°C	Vapor Phase (60 sec.)	215°C
Differential Input Voltage	$\pm 30V$	Infrared (15 sec.)	220°C
Input Voltage Range (Note 2)	±15V	See AN-450 "Surface Mounting Metho	ods and Their Effect
Output Short Circuit Duration	Continuous	on Product Reliability" for other metho	ods of soldering sur-
Storage Temperature Range	-65°C to +150°C	face mount devices.	
Lead Temp. (Soldering, 10 sec.)		ESD rating to be determined.	
Metal Can	300°C		
DIP	260°C		

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions		Units		
Cymbol	i alameter	Conditions	Min	Тур	Мах	
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$ Over Temperature		5	10 13	mV mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_S = 10 k\Omega$		10		μV/°C
I _{OS}	Input Offset Current	$T_j = 25^{\circC},$ (Notes 3, 4) $T_j \leq 70^{\circC}$		25	100 4	pA nA
IB	Input Bias Current	$\begin{array}{l} T_{j}=25^{\circ}C\text{, (Notes 3, 4)}\\ T_{j}\leq~\pm70^{\circ}C \end{array}$		50	200 8	pA nA
R _{IN}	Input Resistance	T _j =25°C		10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2 k\Omega$ Over Temperature	25 15	100		V/mV V/mV
Vo	Output Voltage Swing	$V_{\rm S} = \pm 15 V, R_{\rm L} = 10 \ k\Omega$	±12	±13.5		V
V _{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+ 15 - 12		v v
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \ k\Omega$	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
IS	Supply Current			1.8	3.4	mA

AC Electrical Characteristics (Note 3)								
Symbol	Parameter	Conditions		LF351		Units		
Symbol	Farameter	Conditions	Min	Тур	Мах			
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		13		V/µs		
GBW	Gain Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		4		MHz		
e _n	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega, f = 1000 Hz$		25		nV/√Hz		
i _n	Equivalent Input Noise Current	T _j =25°C, f=1000 Hz		0.01		pA/√Hz		

Note 1: For operating at elevated temperature, the device must be derated based on the thermal resistance, θ_{JA} .


Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 3: These specifications apply for V_S= $\pm\,15V$ and 0°C $\leq\,T_A\leq\,+\,70^\circ$ C. V_OS, I_B and I_OS are measured at V_CM=0.


Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j. Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D. $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. From ± 15V to ± 5V.

Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.







Application Hints (Continued)

common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF351 is biased by a zener reference which allows normal circuit operation on $\pm 4V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF351 will drive a 2 k Ω load resistance to \pm 10V over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Vcc O 013 012 08 Q14 011 015 R5 J1 Q7 06 С_С 10 рF R3 R4 20k 010 Q17 09 01 ۵5 **a**3 201 Q18 ADJUST O 019 R1 R9 03 R2 V_{OS} Adjust -VFF C TL/H/5648-9

Detailed Schematic







into the body, or (b) support or sustain life, and whose

failure to perform, when properly used in accordance

with instructions for use provided in the labeling, can

be reasonably expected to result in a significant injury

to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8 7

OPTION 2

NOSE (REV F)

 $\frac{0.032 \pm 0.005}{(0.813 \pm 0.127)}$

PIN NO. 1 IDENT

0.020

(0.508)MIN

RAD

0.145-0.200

(3.683-5.080)

 $\frac{0.250 \pm 0.005}{(6.35 \pm 0.127)}$

¥

0.039

(0.991)

 $\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)}$

90°±4° Typ

 0.100 ± 0.010

0.060 (1.524) 0.130 ± 0.005

(3.302±0.127) 0.125-0.140 (3.175-3.556)

National Semiconductor Corporation 111 West Bardin Road Arington, TX 76017 Tei: 1(800) 272-9959 Fax: 1(800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch. Tei: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 83 58 Italiano Tei: (+49) 0-180-532 416 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tei: 81-043-299-2309 Fax: 81-043-299-2408
---	--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com


Datasheets for electronics components.



LM158,A-LM258,A LM358,A

LOW POWER DUAL OPERATIONAL AMPLIFIERS


- INTERNALLY FREQUENCY COMPENSATED
- LARGE DC VOLTAGE GAIN : 100dB
- WIDE BANDWIDTH (unity gain) : 1.1MHz (temperature compensated)
- VERY LOW SUPPLY CURRENT/OP (500µA) -ESSENTIALLY INDEPENDENT OF SUPPLY VOLTAGE
- LOW INPUT BIAS CURRENT : 20nA (temperature compensated)
- LOW INPUT OFFSET VOLTAGE : 2mV
- LOW INPUT OFFSET CURRENT : 2nA
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE POWER SUPPLY VOLTAGE
- LARGE OUTPUT VOLTAGE SWING 0V TO (V_{CC} - 1.5V)



ORDER CODES

Part	Temperature	P	ackag	е
Number	Range	Ν	D	Ρ
LM158,A	–55°C, +125°C	•	•	٠
LM258,A	–40°C, +105°C	•	•	٠
LM358,A	0°C, +70°C	•	•	•
Example : L	M258N			

PIN CONNECTIONS (top view)



DESCRIPTION


These circuits consist of two independent, high gain, internally frequency compensated which were designed specifically to operate from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, these circuits can be directly supplied with the standard + 5V which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

June 1998

SCHEMATIC DIAGRAM (1/2 LM158)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM158,A	LM258,A	LM358,A	Unit	
V _{CC}	Supply Voltage	+32	+32	+32	V	
Vi	Input Voltage	-0.3 to +32	-0.3 to +32	-0.3 to +32	V	
V _{id}	Differential Input Voltage	+32	+32	+32	V	
	Output Short-circuit Duration - (note 2)	Infinite				
P _{tot}	Power Dissipation	500	500	500	mW	
l _{in}	Input Current - (note 1)	50	50	50	mA	
Toper	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C	
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C	

57

ELECTRICAL CHARACTERISTICS

 V_{CC}^+ = +5V, V_{CC}^- = Ground, V_O = 1.4V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	LM158A-LM258A LM358A			LM158-LM258 LM358			Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{io}	Input Offset Voltage - (note 3) T _{amb} = 25°C LM158, LM258 LM158A		1	3		2	7 5	mV
	$T_{min.} \le T_{amb} \le T_{max}.$ LM158, LM258			4			9 7	
l _{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max}.$		2	10 30		2	30 40	nA
lib	Input Bias Current - (note 4) T _{amb} = 25 ^o C T _{min.} ≤ T _{amb} ≤ T _{max} .		20	50 100		20	150 200	nA
A _{vd}	$ \begin{array}{l} \mbox{Large Signal Voltage Gain} \\ (V_{CC} = +15V, R_L = 2k\Omega, V_O = 1.4V \mbox{ to } 11.4V) \\ T_{amb} = 25^{\circ}C \\ T_{min.} \leq T_{amb} \leq T_{max}. \end{array} $	50 25	100		50 25	100		V/m∨
SVR	$ \begin{array}{l} \text{Supply Voltage Rejection Ratio } (\text{R}_{\text{S}} = 10 \text{k}\Omega) \\ (\text{V}_{\text{CC}}^+ = 5 \text{ to } 30 \text{V}) \\ \text{T}_{\text{amb}} = 25^{\circ}\text{C} \\ \text{T}_{\text{min.}} \leq \text{T}_{\text{amb}} \leq \text{T}_{\text{max}}. \end{array} $	65 65	100		65 65	100		dB
I _{CC}	$\begin{array}{l} \text{Supply Current, all Amp, no Load} \\ \text{V}_{\text{CC}} = +5\text{V}, \ \text{T}_{\text{min.}} \leq \text{T}_{\text{amb}} \leq \text{T}_{\text{max.}} \\ \text{V}_{\text{CC}} = +30\text{V}, \ \text{T}_{\text{min.}} \leq \text{T}_{\text{amb}} \leq \text{T}_{\text{max.}} \end{array}$		0.7	1.2 2		0.7	1.2 2	mA
Vicm	Input Common Mode Voltage Range $(V_{CC} = +30V) - (note 6)$ $T_{amb} = 25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max}.$	0		Vcc ⁺ -1.5 Vcc ⁺ -2	0		Vcc ⁺ -1.5 Vcc ⁺ -2	V
CMR	$\begin{array}{l} \mbox{Common-mode Rejection Ratio } (R_S = 10 k \Omega) \\ T_{amb} = 25^{\circ} C \\ T_{min.} \leq T_{amb} \leq T_{max}. \end{array}$	70 60	85		70 60	85		dB
Isource	Output Current Source ($V_{CC} = +15V$, $V_o = 2V$, $V_{id} = +1V$)	20	40	60	20	40	60	mA
I _{sink}	Output Current Sink ($V_{id} = -1V$) $V_{CC} = +15V$, $V_O = 2V$ $V_{CC} = +15V$, $V_O = +0.2V$	10 12	20 50		10 12	20 50		mA μA
Vopp	$\begin{array}{l} \text{Output Voltage Swing } (R_{L}=2k\Omega) \\ T_{amb}=25^{\circ}C \\ T_{min.}\leqT_{amb}\leqT_{max}. \end{array}$	0 0		V _{CC} ⁺ –1.5 V _{CC} ⁺ –2	0 0		V _{CC} ⁺ –1.5 V _{CC} ⁺ –2	V
V _{OH}	$\begin{array}{l} \mbox{High Level Output Voltage } (V_{CC}^{+}=30V) \\ T_{amb}=25^{\circ}C \\ T_{min.}\leq T_{amb}\leq T_{max}. \\ T_{amb}=25^{\circ}C \\ T_{min.}\leq T_{amb}\leq T_{max}. \end{array}$	26 26 27 27	27 28		26 26 27 27	27 28		V
Vol	$\begin{array}{l} \mbox{Level Output Voltage } (R_L = 10 k\Omega) \\ T_{amb} = 25^{\circ} C \\ T_{min.} \leq T_{amb} \leq T_{max.} \end{array}$		5	20 20		5	20 20	mV
SR	Slew Rate (V _{CC} = 15V, V _I = 0.5 to 3V, R _L = $2k\Omega$, C _L = 100pF, unity gain)	0.3	0.6		0.3	0.6		V/µs
GBP	Gain Bandwidth Product ($V_{CC} = 30V$, f = 100kHz, $V_{in} = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$)	0.7	1.1		0.7	1.1		MHz
THD	Total Harmonic Distortion (f = 1kHz, A_V = 20dB, R_L = 2k Ω , V_{CC} = 30V, C_L = 100pF, V_O = 2 _{PP})		0.02			0.02		%
en	Equivalent Input Noise voltage (f = 1kHz, $R_s = 100\Omega$, $V_{CC} = 30V$)		55			55		<u>n</u> V √Hz

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM158A LM258A LM358A			LM158 LM258 LM358			Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
DVio	Input Offset Voltage Drift		7	15		7	30	μV/ºC
Dl _{io}	Input Offset Current Drift		10	200		10	300	pA/ºC
V ₀₁ /V ₀₂	Channel Separation (note 5) $1kHz \le f \le 20kHz$		120			120		dB

Notes: 1. This input current only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative.


- This is not destructive and normal output will set up again for input voltage higher than -0.3V. 2. Short-circuits from the output to V_{CC} can cause excessive heating if V_{CC}⁺ > 15V. The maximum output current is approximatively 40mA independent of the magnitude of Vcc. Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
- 3. $V_0 = 1.4V$, $R_S = 0\Omega$, $5V < V_{CC}^+ < 30V$, $0 < V_{ic} < V_{CC}^+ 1.5V$.
- 4. The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

5. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequences.

6. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC}^+ – 1.5V. But either or both inputs can go to +32V without damage.



FREQUENCY (Hz) VOLAGE FOLLOWER PULSE RESPONSE



1<u>00k</u> 15\ Ś OUTPUT SWING (Vpp) 15 10 5 0 1k 10k 100k 1M FREQUENCY (Hz) OUTPUT CHARACTERISTICS 10 VCC = +5V VCC = +15VOUTPUT VOLTAGE (V) VCC = +30V 0.1 ۷o

OUTPUT SINK CURRENT (mA)

0,1

0.01

0,001

0,01

Tamb

1


+25°C

10


100

4/12

LARGE SIGNAL FREQUENCY RESPONSE 20




57




6/12


TYPICAL APPLICATIONS (single supply voltage) V_{CC} = +5V_{DC}

AC COUPLED INVERTING AMPLIFIER




NON-INVERTING DC AMPLIFIER






AC COUPLED NON-INVERTING AMPLIFIER


DC SUMMING AMPLIFIER




HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER




HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER




USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT




LOW DRIFT PEAK DETECTOR



ACTIVE BAND-PASS FILTER




PACKAGE MECHANICAL DATA 8 PINS - PLASTIC DIP



Dim.		Millimeters			Inches	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А		3.32			0.131	
a1	0.51			0.020		
В	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
е		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0260
i			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060

DIP8.TBL


PACKAGE MECHANICAL DATA 8 PINS - PLASTIC MICROPACKAGE (SO)



Dim.	Millimeters				Inches	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
a3	0.65		0.85	0.026		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.020
c1			45°	(typ.)		
D	4.8		5.0	0.189		0.197
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.150		0.157
L	0.4		1.27	0.016		0.050
М			0.6			0.024
S			8° (max.)		

PACKAGE MECHANICAL DATA

8 PINS - THIN SHRINK SMALL OUTLINE PACKAGE



Dim.	Millimeters				Inches	
Dini.	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.20			0.05
A1	0.05		0.15	0.01		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.15
С	0.09		0.20	0.003		0.012
D	2.90	3.00	3.10	0.114	0.118	0.122
E		6.40			0.252	
E1	4.30	4.40	4.50	0.169	0.173	0.177
е		0.65			0.025	
k	0°		8°	0°		8°
I	0.50	0.60	0.75	0.09	0.0236	0.030

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

 $\ensuremath{\mathbb{C}}$ The ST logo is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. ORDER CODE



Data Sheet

FEATURES

Low Vos: 75 μ V maximum Low Vos drift: 1.3 μ V/°C maximum Ultrastable vs. time: 1.5 μ V per month maximum Low noise: 0.6 μ V p-p maximum Wide input voltage range: ±14 V typical Wide supply voltage range: ±3 V to ±18 V 125°C temperature-tested dice

APPLICATIONS

Wireless base station control circuits Optical network control circuits Instrumentation Sensors and controls Thermocouples Resistor thermal detectors (RTDs) Strain bridges Shunt current measurements Precision filters


GENERAL DESCRIPTION

The OP07 has very low input offset voltage (75 μ V maximum for OP07E) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current (±4 nA for the OP07E) and high open-loop gain (200 V/mV for the OP07E). The low offset and high open-loop gain make the OP07 particularly useful for high gain instrumentation applications.

Ultralow Offset Voltage Operational Amplifier

OP07

PIN CONFIGURATION



The wide input voltage range of ± 13 V minimum combined with a high CMRR of 106 dB (OP07E) and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.

The OP07 is available in two standard performance grades. The OP07E is specified for operation over the 0°C to 70°C range, and the OP07C is specified over the -40°C to +85°C temperature range.

The OP07 is available in epoxy 8-lead PDIP and 8-lead narrow SOIC packages. For CERDIP and TO-99 packages and standard microcircuit drawing (SMD) versions, see the OP77.




Figure 2. Simplified Schematic

Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2002-2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Pin Configuration	1
Revision History	2
Specifications	3
OP07E Electrical Characteristics	3
OP07C Electrical Characteristics	4

REVISION HISTORY

Absolute Maximum Ratings	6
Thermal Resistance	6
ESD Caution	6
Typical Performance Characteristics	7
Typical Applications	11
Applications Information	12
Outline Dimensions	13
Ordering Guide	14

8/03—Rev. B to Rev. C
Changes to OP07E Electrical Specifications2
Changes to OP07C Electrical Specifications
Edits to Ordering Guide5
Edits to Figure 69
Updated Outline Dimensions 11
3/03—Rev. A to Rev. B
Updated Package TitlesUniversal
Updated Outline Dimensions 11
2/02—Rev. 0 to Rev. A
Edits to Features1
Edits to Ordering Guide1
Edits to Pin Connection Drawings1
Edits to Absolute Maximum Ratings2
Deleted Electrical Characteristics
Deleted Electrical Characteristics

SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS

 $V_s = \pm 15$ V, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
$T_A = 25^{\circ}C$						
Input Offset Voltage ¹	Vos			30	75	μV
Long-Term V _{os} Stability ²	V _{os} /Time			0.3	1.5	μV/Month
Input Offset Current	los			0.5	3.8	nA
Input Bias Current	IB			±1.2	±4.0	nA
Input Noise Voltage	en p-p	0.1 Hz to 10 Hz ³		0.35	0.6	μV p-p
Input Noise Voltage Density	en	$f_0 = 10 \text{ Hz}$		10.3	18.0	nV/√Hz
		$f_0 = 100 \text{ Hz}^3$		10.0	13.0	nV/√Hz
		$f_0 = 1 \text{ kHz}$		9.6	11.0	nV/√Hz
Input Noise Current	In p-p			14	30	рАр-р
Input Noise Current Density	l _n	$f_0 = 10 \text{ Hz}$		0.32	0.80	pA/√Hz
		$f_0 = 100 \text{ Hz}^3$		0.14	0.23	pA/√Hz
		$f_0 = 1 \text{ kHz}$		0.12	0.17	pA/√Hz
Input Resistance, Differential Mode ⁴	R _{IN}		15	50		MΩ
Input Resistance, Common Mode	RINCM			160		GΩ
Input Voltage Range	IVR		±13	±14		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 \text{ V}$	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3 V \text{ to } \pm 18 V$		5	20	μV/V
Large Signal Voltage Gain	Avo	$R_L \ge 2 \ k\Omega, V_O = \pm 10 \ V$	200	500		V/mV
		$R_L \geq 500 \; \Omega, V_O = \pm 0.5 \; V, V_S = \pm 3 \; V^4$	150	400		V/mV
0°C ≤ T _A ≤ 70°C						
Input Offset Voltage ¹	Vos			45	130	μV
Voltage Drift Without External Trim ⁴	TCVos			0.3	1.3	μV/°C
Voltage Drift with External Trim ³	TCV _{OSN}	$R_P = 20 \ k\Omega$		0.3	1.3	μV/°C
Input Offset Current	los			0.9	5.3	nA
Input Offset Current Drift	TClos			8	35	pA/°C
Input Bias Current	IB			±1.5	±5.5	nA
Input Bias Current Drift	TCI _B			13	35	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 \text{ V}$	103	123		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3 V \text{ to } \pm 18 V$		7	32	μV/V
Large Signal Voltage Gain	Avo	$R_L \ge 2 \ k\Omega, V_O = \pm 10 \ V$	180	450		V/mV
OUTPUT CHARACTERISTICS						
T _A = 25°C						
Output Voltage Swing	Vo	$R_L \ge 10 \ k\Omega$	±12.5	±13.0		V
·		$R_L \ge 2 \ k\Omega$	±12.0	±12.8		V
		$R_L \ge 1 \ k\Omega$	±10.5	±12.0		V
0°C ≤ T _A ≤ 70°C						
Output Voltage Swing	Vo	$R_L \ge 2 k\Omega$	±12	±12.6		V

OP07

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE						
$T_A = 25^{\circ}C$						
Slew Rate	SR	$R_L \ge 2 \ k\Omega^3$	0.1	0.3		V/µs
Closed-Loop Bandwidth	BW	$A_{VOL} = 1^{5}$	0.4	0.6		MHz
Open-Loop Output Resistance	Ro	$V_{\rm O} = 0, I_{\rm O} = 0$		60		Ω
Power Consumption	P _d	$V_s = \pm 15 V$, No load		75	120	mW
		$V_s = \pm 3 V$, No load		4	6	mW
Offset Adjustment Range		$R_P = 20 \ k\Omega$		±4		mV

¹ Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. ² Long-term input offset voltage stability refers to the averaged trend time of V_{os} vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{os} during the first 30 operating days are typically 2.5 μ V. Refer to the Typical Performance Characteristics section. Parameter is sample tested.

³ Sample tested.

⁴ Guaranteed by design.

⁵ Guaranteed but not tested.

OP07C ELECTRICAL CHARACTERISTICS

 $V_s = \pm 15$ V, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
$T_A = 25^{\circ}C$						
Input Offset Voltage ¹	Vos			60	150	μV
Long-Term Vos Stability ²	Vos/Time			0.4	2.0	μV/Month
Input Offset Current	los			0.8	6.0	nA
Input Bias Current	lв			±1.8	±7.0	nA
Input Noise Voltage	en p-p	0.1 Hz to 10 Hz ³		0.38	0.65	μV p-p
Input Noise Voltage Density	en	$f_0 = 10 \text{ Hz}$		10.5	20.0	nV/√Hz
		$f_0 = 100 \text{ Hz}^3$		10.2	13.5	nV/√Hz
		$f_0 = 1 \text{ kHz}$		9.8	11.5	nV/√Hz
Input Noise Current	In p-p			15	35	рАр-р
Input Noise Current Density	In	$f_0 = 10 \text{ Hz}$		0.35	0.90	pA/√Hz
		$f_0 = 100 \text{ Hz}^3$		0.15	0.27	pA/√Hz
		$f_0 = 1 \text{ kHz}$		0.13	0.18	pA/√Hz
Input Resistance, Differential Mode ⁴	R _{IN}		8	33		MΩ
Input Resistance, Common Mode	RINCM			120		GΩ
Input Voltage Range	IVR		±13	±14		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 \text{ V}$	100	120		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3 V \text{ to } \pm 18 V$		7	32	μV/V
Large Signal Voltage Gain	Avo	$R_L \ge 2 \ k\Omega, V_O = \pm 10 \ V$	120	400		V/mV
		$R_L \geq 500 \; \Omega, V_O = \pm 0.5 \; V, V_S = \pm 3 \; V^4$	100	400		V/mV
$-40^{\circ}C \le T_A \le +85^{\circ}C$						
Input Offset Voltage ¹	Vos			85	250	μV
Voltage Drift Without External Trim ⁴	TCVos			0.5	1.8	μV/°C
Voltage Drift with External Trim ³	TCV _{OSN}	$R_P = 20 \ k\Omega$		0.4	1.6	μV/°C
Input Offset Current	los			1.6	8.0	nA
Input Offset Current Drift	TCIos			12	50	pA/°C
Input Bias Current	IB			±2.2	±9.0	nA
Input Bias Current Drift	TCIB			18	50	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13 \text{ V}$	97	120		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3 V$ to $\pm 18 V$		10	51	μV/V
Large Signal Voltage Gain	A _{vo}	$R_L \geq 2 \ k\Omega, \ V_O = \pm 10 \ V$	100	400		V/mV

Data Sheet

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT CHARACTERISTICS						
$T_A = 25^{\circ}C$						
Output Voltage Swing	Vo	$R_L \ge 10 \ k\Omega$	±12.0	±13.0		V
		$R_L \ge 2 \ k\Omega$	±11.5	±12.8		V
		$R_L \ge 1 \ k\Omega$		±12.0		V
–40°C ≤ T _A ≤ +85°C						
Output Voltage Swing	Vo	$R_L \ge 2 \ k\Omega$	±12	±12.6		V
DYNAMIC PERFORMANCE						
$T_A = 25^{\circ}C$						
Slew Rate	SR	$R_L \ge 2 \ k\Omega^3$	0.1	0.3		V/µs
Closed-Loop Bandwidth	BW	$A_{VOL} = 1^5$	0.4	0.6		MHz
Open-Loop Output Resistance	Ro	$V_{\rm O} = 0, I_{\rm O} = 0$		60		Ω
Power Consumption	Pd	$V_s = \pm 15 V$, No load		80	150	mW
		$V_s = \pm 3 V$, No load		4	8	mW
Offset Adjustment Range		$R_P = 20 \ k\Omega$		±4		mV

¹ Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. ² Long-term input offset voltage stability refers to the averaged trend time of V₀₅ vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V₀₅ during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is ³ Sample tested.
 ⁴ Guaranteed by design.
 ⁵ Guaranteed but not tested.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Ratings
Supply Voltage (V _s)	±22 V
Input Voltage ¹	±22 V
Differential Input Voltage	±30 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
S and P Packages	–65°C to +125°C
Operating Temperature Range	
OP07E	0°C to 70°C
OP07C	–40°C to +85°C
Junction Temperature	150°C
Lead Temperature, Soldering (60 sec)	300°C

 1 For supply voltages less than ± 22 V, the absolute maximum input voltage is equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Tl	hermal	Resistance
-------------	--------	------------


Package Type	θ _{JA}	ονθ	Unit
8-Lead PDIP (P-Suffix)	103	43	°C/W
8-Lead SOIC_N (S-Suffix)	158	43	°C/W


ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





TYPICAL PERFORMANCE CHARACTERISTICS






0P07











Figure 18. Closed-Loop Frequency Response for Various Gain Configurations



0P07




Figure 23. Untrimmed Offset Voltage vs. Temperature





Figure 24. Trimmed Offset Voltage vs. Temperature



TYPICAL APPLICATIONS




Figure 26. Typical Offset Voltage Test Circuit




Figure 27. Typical Low Frequency Noise Circuit




Figure 28. Optional Offset Nulling Circuit





Figure 29. Absolute value Circuit



NOTES 1. PINOUT SHOWN FOR P PACKAGE

Figure 30. High Speed, Low Vos Composite Amplifier





Figure 31. Adjustment-Free Precision Summing Amplifier

00316-030




APPLICATIONS INFORMATION

The OP07 provides stable operation with load capacitance of up to 500 pF and ± 10 V swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor.

Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift performance. Therefore, best operation is obtained when both input contacts are maintained at the same temperature, preferably close to the package temperature.

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

070606-A

Figure 35. 8-Lead Plastic Dual-in-Line Package [PDIP] P-Suffix (N-8) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
OP07EPZ	0°C to 70°C	8-Lead PDIP	N-8 (P-Suffix)
OP07CPZ	-40°C to +85°C	8-Lead PDIP	N-8 (P-Suffix)
OP07CSZ	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)
OP07CSZ-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)
OP07CSZ-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8 (S-Suffix)

 1 Z = RoHS Compliant Part.

NOTES

OP07

NOTES



www.analog.com

©2002-2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00316-0-10/11(G)

Rev. G | Page 16 of 16



Burr-Brown Products from Texas Instruments



OPA227 OPA2227 OPA4227 OPA228 OPA228 OPA4228

SBOS110A - MAY 1998 - REVISED JANUARY 2005

High Precision, Low Noise OPERATIONAL AMPLIFIERS

FEATURES

- LOW NOISE: 3nV/√Hz
- WIDE BANDWIDTH: OPA227: 8MHz, 2.3V/µs
- OPA228: 33MHz, 10V/μs
 SETTLING TIME: 5μs (significant improvement over OP-27)
- HIGH CMRR: 138dB
- HIGH OPEN-LOOP GAIN: 160dB
- LOW INPUT BIAS CURRENT: 10nA max
- LOW OFFSET VOLTAGE: 75µV max
- WIDE SUPPLY RANGE: ±2.5V to ±18V
- OPA227 REPLACES OP-27, LT1007, MAX427
- OPA228 REPLACES OP-37, LT1037, MAX437
- SINGLE, DUAL, AND QUAD VERSIONS

APPLICATIONS

- DATA ACQUISITION
- TELECOM EQUIPMENT
- GEOPHYSICAL ANALYSIS
- VIBRATION ANALYSIS
- SPECTRAL ANALYSIS
- PROFESSIONAL AUDIO EQUIPMENT
- ACTIVE FILTERS

Trim 1


-In | 2


V- 4

+ln 3

• POWER SUPPLY CONTROL

SPICE model available for OPA227 at www.ti.com





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

DIP-8, SO-8 NC = Not Connected

TEXAS INSTRUMENTS www.ti.com

DESCRIPTION

The OPA227 and OPA228 series op amps combine low noise and wide bandwidth with high precision to make them the ideal choice for applications requiring both ac and precision dc performance.

The OPA227 is unity-gain stable and features high slew rate (2.3V/ μ s) and wide bandwidth (8MHz). The OPA228 is optimized for closed-loop gains of 5 or greater, and offers higher speed with a slew rate of 10V/ μ s and a bandwidth of 33MHz.

The OPA227 and OPA228 series op amps are ideal for professional audio equipment. In addition, low quiescent current and low cost make them ideal for portable applications requiring high precision.

The OPA227 and OPA228 series op amps are pin-for-pin replacements for the industry standard OP-27 and OP-37 with substantial improvements across the board. The dual and quad versions are available for space savings and perchannel cost reduction.

The OPA227, OPA228, OPA2227, and OPA2228 are available in DIP-8 and SO-8 packages. The OPA4227 and OPA4228 are available in DIP-14 and SO-14 packages with standard pin configurations. Operation is specified from -40° C to $+85^{\circ}$ C.

SPECIFICATIONS: V_S = \pm 5V to \pm 15V

OPA227 Series

At $T_A = +25^{\circ}$ C, and $R_L = 10k\Omega$, unless otherwise noted.

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

		1	DPA227P, PA2227P,		OPA227PA, UA OPA2227PA, UA OPA4227PA, UA			
PARAMETER	CONDITION	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGEInput Offset Voltage $V_{\rm C}$ $T_{\rm A}$ = -40°C to +85°Cvs Temperaturevs Power SupplyPSRI $T_{\rm A}$ = -40°C to +85°Cvs TimeChannel Separation (dual, quad)	г		±5 ± 0.1 ±0.5 0.2 0.2 110	±75 ±100 ±0.6 ±2 ±2 ±2		±10 ± 0.3 * * *	±200 ±200 ±2 * *	μV μV/°C μV/°C μV/V μV/V μV/mo μV/V dB
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	3		±2.5 ±2.5	±10 ±10 ±10 ±10		*	* * *	nA nA nA nA
NOISE Input Voltage Noise, $f = 0.1Hz$ to 10Hz Input Voltage Noise Density, $f = 10Hz$ effective for the formula of the formu	n		90 15 3.5 3 3 0.4			* * * * * *		nVp-p nVrms nV/√Hz nV/√Hz nV/√Hz pA/√Hz
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	л	(V–)+2 120 120	138	(V+)–2	* * *	*	*	V dB dB
INPUT IMPEDANCE Differential Common-Mode	$V_{CM} = (V-)+2V$ to $(V+)-2V$		10 ⁷ 12 10 ⁹ 3			* *		Ω pF Ω pF
OPEN-LOOP GAINOpen-Loop Voltage Gain A_C $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$	$V_{O} = (V-)+2V \text{ to } (V+)-2V, R_{L} = 10k\Omega$ $V_{O} = (V-)+3.5V \text{ to } (V+)-3.5V, R_{L} = 600\Omega$	132 132 132 132 132	160 160		* * * *	*		dB dB dB dB
FREQUENCY RESPONSE Gain Bandwidth Product GBW Slew Rate SI Settling Time: 0.1% 0.01% Overload Recovery Time Total Harmonic Distortion + Noise THD+I	$G = 1, 10V \text{ Step, } C_L = 100\text{pF}$ $G = 1, 10V \text{ Step, } C_L = 100\text{pF}$ $V_{\text{IN}} \bullet G = V_{\text{S}}$		8 2.3 5 5.6 1.3 0.00005			* * * * * *		MHz V/μs μs μs μs %
OUTPUT Voltage Output $T_A = -40^{\circ}C$ to +85°C $T_A = -40^{\circ}C$ to +85°C Short-Circuit Current Is	$R_{L} = 10k\Omega$ $R_{L} = 10k\Omega$ $R_{L} = 600\Omega$ $R_{L} = 600\Omega$	(V−)+2 (V−)+2 (V−)+3.5 (V−)+3.5	±45	(V+)−2 (V+)−2 (V+)−3.5 (V+)−3.5	* * * *	*	* * * *	V V V MA
Capacitive Load Drive C_{LOA} POWER SUPPLYSpecified Voltage RangeVOperating Voltage RangeVQuiescent Current (per amplifier)I $T_A = -40^{\circ}$ C to $+85^{\circ}$ C	5	±5 ±2.5	±3.7	±15 ±18 ±3.8 ± 4.2	* *	*	* * *	V V mA mA
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance SO-8 Surface Mount DIP-8	A	-40 -55 -65	150 100	+85 +125 +150	* * *	* *	* * *	°C °C °C °C/W °C/W
DIP-14 SO-14 Surface Mount Specifications same as OPA227P, U.			80 100			*		°C/W °C/W

SPECIFICATIONS: V_S = \pm 5V to \pm 15V

OPA228 Series

At $T_A = +25^{\circ}C$, and $R_L = 10k\Omega$, unless otherwise noted.

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +85°C.


				DPA228P, PA2228P,		OP/ OP/ OP/			
PARAMETER	PARAMETER		MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNITS
$\begin{array}{l} \textbf{OFFSET VOLTAGE} \\ \textbf{Input Offset Voltage} \\ \textbf{T}_{A} = -40^{\circ}\textbf{C} \ \textbf{to} +85^{\circ}\textbf{C} \\ \textbf{vs Temperature} \\ \textbf{vs Power Supply} \\ \textbf{T}_{A} = -40^{\circ}\textbf{C} \ \textbf{to} +85^{\circ}\textbf{C} \\ \textbf{vs Time} \\ \textbf{Channel Separation (dual, quad)} \end{array}$	V _{OS} dV _{OS} /dT PSRR	V_{S} = ±2.5V to ±18V dc f = 1kHz, R _L = 5k Ω		±5 ±0.1 ±0.5 0.2 0.2 110	±75 ±100 ±0.6 ±2 ±2 ±2		±10 ± 0.3 * * *	±200 ±200 ±2 *	μV μV/°C μV/°C μV/V μV/V μV/W dB
INPUT BIAS CURRENT Input Bias Current $T_A = -40^{\circ}C$ to +85°C Input Offset Current $T_A = -40^{\circ}C$ to +85°C	I _B I _{OS}			±2.5 ±2.5	±10 ±10 ±10 ±10		*	* * * *	nA nA nA nA
NOISE Input Voltage Noise, f = 0.1Hz to Input Voltage Noise Density, f = 1 f = 1 Current Noise Density, f = 1kHz	0Hz e _n 00Hz			90 15 3.5 3 3 0.4			* * * * *		nVp-p nVrms nV/√Hz nV/√Hz nV/√Hz pA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection $T_A = -40^{\circ}C$ to +85°C	V _{CM} CMRR	$V_{CM} = (V-)+2V$ to $(V+)-2V$	(V–)+2 120 120	138	(V+)–2	* * *	*	*	V dB dB
INPUT IMPEDANCE Differential Common-Mode		V _{CM} = (V–)+2V to (V+)–2V		10 ⁷ 12 10 ⁹ 3			* *		Ω pF Ω pF
OPEN-LOOP GAIN Open-Loop Voltage Gain $T_A = -40^{\circ}C$ to +85°C $T_A = -40^{\circ}C$ to +85°C	A _{OL}	$V_{O} = (V-)+2V$ to (V+)-2V, $R_{L} = 10k\Omega$ $V_{O} = (V-)+3.5V$ to (V+)-3.5V, $R_{L} = 600\Omega$	132 132 132 132	160 160		* * * *	*		dB dB dB dB
FREQUENCY RESPONSE Minimum Closed-Loop Gain Gain Bandwidth Product Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time Total Harmonic Distortion + Noise	GBW SR THD+N		132	5 33 11 1.5 2 0.6 0.00005		~	* * * * * *		V/V MHz V/μs μs μs %
OUTPUTVoltage Output $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ Short-Circuit CurrentCapacitive Load Drive	I _{SC} C _{LOAD}	$\begin{array}{l} R_{L} = 10 k \Omega \\ R_{L} = 10 k \Omega \\ R_{L} = 600 \Omega \\ R_{L} = 600 \Omega \end{array}$	(V−)+2 (V−)+2 (V−)+3.5 (V−)+3.5 (V−)+3.5	±45 Typical C	(V+)-2 (V+)-2 (V+)-3.5 (V+)-3.5 (V+)-3.5	* * * *	* *	* * * *	V V V mA
POWER SUPPLYSpecified Voltage RangeOperating Voltage RangeQuiescent Current (per amplifier) $T_A = -40^{\circ}C$ to $+85^{\circ}C$	V _S I _Q	$I_{O} = 0$ $I_{O} = 0$	±5 ±2.5	±3.7	±15 ±18 ±3.8 ± 4.2	* *	*	* * * *	V V mA mA
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance	$ heta_{JA}$		40 55 65		+85 +125 +150	* * *		* * *	°C ℃ ℃
SO-8 Surface Mount DIP-8 DIP-14 SO-14 Surface Mount	AL~			150 100 80 100			* * *		°C/W °C/W °C/W °C/W


* Specifications same as OPA228P, U.





TYPICAL PERFORMANCE CURVES

At T_A = +25°C, R_L = 10k $\Omega,$ and V_S = $\pm 15V,$ unless otherwise noted.










TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



OPA227, 2227, 4227 OPA228, 2228, 4228 SBOS110A



APPLICATIONS INFORMATION

The OPA227 and OPA228 series are precision op amps with very low noise. The OPA227 series is unity-gain stable with a slew rate of $2.3V/\mu s$ and 8MHz bandwidth. The OPA228 series is optimized for higher-speed applications with gains of 5 or greater, featuring a slew rate of $10V/\mu s$ and 33MHz bandwidth. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins. In most cases, $0.1\mu F$ capacitors are adequate.

OFFSET VOLTAGE AND DRIFT

The OPA227 and OPA228 series have very low offset voltage and drift. To achieve highest dc precision, circuit layout and mechanical conditions should be optimized. Connections of dissimilar metals can generate thermal potentials at the op amp inputs which can degrade the offset voltage and drift. These thermocouple effects can exceed the inherent drift of the amplifier and ultimately degrade its performance. The thermal potentials can be made to cancel by assuring that they are equal at both input terminals. In addition:

- Keep thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield op amp and input circuitry from air currents such as those created by cooling fans.

OPERATING VOLTAGE

OPA227 and OPA228 series op amps operate from ± 2.5 V to $\pm 18V$ supplies with excellent performance. Unlike most op amps which are specified at only one supply voltage, the OPA227 series is specified for real-world applications; a single set of specifications applies over the $\pm 5V$ to $\pm 15V$ supply range. Specifications are assured for applications between $\pm 5V$ and $\pm 15V$ power supplies. Some applications do not require equal positive and negative output voltage swing. Power supply voltages do not need to be equal. The OPA227 and OPA228 series can operate with as little as 5V between the supplies and with up to 36V between the supplies. For example, the positive supply could be set to 25V with the negative supply at -5V or vice-versa. In addition, key parameters are assured over the specified temperature range, -40°C to +85°C. Parameters which vary significantly with operating voltage or temperature are shown in the Typical Performance Curves.

OFFSET VOLTAGE ADJUSTMENT

The OPA227 and OPA228 series are laser-trimmed for very low offset and drift so most applications will not require external adjustment. However, the OPA227 and OPA228 (single versions) provide offset voltage trim connections on pins 1 and 8. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op

OPA227, 2227, 4227 OPA228, 2228, 4228 SBOS110A




FIGURE 1. OPA227 Offset Voltage Trim Circuit.

amp. This adjustment should not be used to compensate for offsets created elsewhere in the system since this can introduce additional temperature drift.

INPUT PROTECTION

Back-to-back diodes (see Figure 2) are used for input protection on the OPA227 and OPA228. Exceeding the turn-on threshold of these diodes, as in a pulse condition, can cause current to flow through the input protection diodes due to the amplifier's finite slew rate. Without external current-limiting resistors, the input devices can be destroyed. Sources of high input current can cause subtle damage to the amplifier. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may shift.




FIGURE 2. Pulsed Operation.

When using the OPA227 as a unity-gain buffer (follower), the input current should be limited to 20mA. This can be accomplished by inserting a feedback resistor or a resistor in series with the source. Sufficient resistor size can be calculated:

$R_{\rm X} = V_{\rm S}/20mA - R_{\rm SOURCE}$

where R_X is either in series with the source or inserted in the feedback path. For example, for a 10V pulse ($V_S =$ 10V), total loop resistance must be 500 Ω . If the source impedance is large enough to sufficiently limit the current on its own, no additional resistors are needed. The size of any external resistors must be carefully chosen since they will increase noise. See the Noise Performance section of this data sheet for further information on noise calculation. Figure 2 shows an example implementing a currentlimiting feedback resistor.



INPUT BIAS CURRENT CANCELLATION

The input bias current of the OPA227 and OPA228 series is internally compensated with an equal and opposite cancellation current. The resulting input bias current is the difference between with input bias current and the cancellation current. The residual input bias current can be positive or negative.

When the bias current is cancelled in this manner, the input bias current and input offset current are approximately equal. A resistor added to cancel the effect of the input bias current (as shown in Figure 3) may actually increase offset and noise and is therefore not recommended.




FIGURE 3. Input Bias Current Cancellation.

NOISE PERFORMANCE

Figure 4 shows total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, therefore no additional noise contributions). Two different op amps are shown with total circuit noise calculated. The OPA227 has very low voltage noise, making it ideal for low source impedances (less than $20k\Omega$). A similar precision op amp, the OPA277, has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance (10k Ω to 100k Ω). Above 100k Ω , a FET-input op amp such as the OPA132 (very low current noise) may provide improved performance. The equation is shown for the calculation of the total circuit noise. Note that $e_n = voltage$ noise, $i_n = current$ noise, R_S = source impedance, k = Boltzmann's constant = 1.38 • 10⁻²³ J/K and T is temperature in K. For more details on calculating noise, see the insert titled "Basic Noise Calculations."




FIGURE 4. Noise Performance of the OPA227 in Unity-Gain Buffer Configuration.

BASIC NOISE CALCULATIONS

Design of low noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is shown plotted in Figure 4. Since the source impedance is usually fixed, select the op amp and the feedback resistors to minimize their contribution to the total noise.

Figure 4 shows total noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Consequently, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.

Figure 5 shows both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.






FIGURE 5. Noise Calculation in Gain Configurations.






FIGURE 6. 0.1Hz to 10Hz Bandpass Filter Used to Test Wideband Noise of the OPA227 and OPA228 Series.




FIGURE 7. Noise Test Circuit.

Figure 6 shows the 0.1Hz 10Hz bandpass filter used to test the noise of the OPA227 and OPA228. The filter circuit was designed using Texas Instruments' FilterPro software (available at www.ti.com). Figure 7 shows the configuration of the OPA227 and OPA228 for noise testing.

USING THE OPA228 IN LOW GAINS

The OPA228 family is intended for applications with signal gains of 5 or greater, but it is possible to take advantage of their high speed in lower gains. Without external compensation, the OPA228 has sufficient phase margin to maintain stability in unity gain with purely resistive loads. However, the addition of load capacitance can reduce the phase margin and destabilize the op amp.

A variety of compensation techniques have been evaluated specifically for use with the OPA228. The recommended configuration consists of an additional capacitor (C_F) in parallel with the feedback resistance, as shown in Figures 8 and 11. This feedback capacitor serves two purposes in compensating the circuit. The op amp's input capacitance and the feedback resistors interact to cause phase shift that can result in instability. C_F compensates the input capacitance, minimizing peaking. Additionally, at high frequencies, the closed-loop gain of the amplifier is strongly influenced by the ratio of the input capacitance and the feedback capacitor. Thus, C_F can be selected to yield good stability while maintaining high speed.

Without external compensation, the noise specification of the OPA228 is the same as that for the OPA227 in gains of 5 or greater. With the additional external compensation, the output noise of the of the OPA228 will be higher. The amount of noise increase is directly related to the increase in high frequency closed-loop gain established by the $C_{\rm IN}/C_{\rm F}$ ratio.

Figures 8 and 11 show the recommended circuit for gains of +2 and -2, respectively. The figures suggest approximate




FIGURE 8. Compensation of the OPA228 for G = +2.




FIGURE 9. Large-Signal Step Response, G = +2, $C_{LOAD} = 100 pF$, Input Signal = 5Vp-p.




FIGURE 10. Small-Signal Step Response, G = +2, $C_{LOAD} = 100 pF$, Input Signal = 50mVp-p.

OPA227, 2227, 4227 OPA228, 2228, 4228 SBOS110A



values for C_F . Because compensation is highly dependent on circuit design, board layout, and load conditions, C_F should be optimized experimentally for best results. Figures 9 and 10 show the large- and small-signal step responses for the G = +2 configuration with 100pF load capacitance. Figures 12 and 13 show the large- and smallsignal step responses for the G = -2 configuration with 100pF load capacitance.




FIGURE 11. Compensation for OPA228 for G = -2.




FIGURE 12. Large-Signal Step Response, G = -2, $C_{LOAD} = 100$ pF, Input Signal = 5Vp-p.




FIGURE 13. Small-Signal Step Response, G = -2, $C_{LOAD} = 100 pF$, Input Signal = 50mVp-p.




FIGURE 14. Three-Pole, 20kHz Low Pass, 0.5dB Chebyshev Filter.




FIGURE 15. Long-Wavelength Infrared Detector Amplifier.




FIGURE 16. High Performance Synchronous Demodulator.




FIGURE 17. Headphone Amplifier.




FIGURE 18. Three-Band ActiveTone Control (bass, midrange and treble).





www.ti.com

23-Dec-2011

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA2227P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2227PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2227PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2227PG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2227U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2227UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2228PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2228PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart



www.ti.com

23-Dec-2011

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA2228PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA2228U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228U/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA2228UE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227P	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA227PA	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA227PAG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA227PG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA227U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227U/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart



www.ti.com

23-Dec-2011

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA227UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA227UE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA228PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA228PAG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA228PG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA228U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA228UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4227PA	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA4227PAG4	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA4227UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4227UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4227UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart



www.ti.com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA4227UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4228PA	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA4228PAG4	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	Add to cart
OPA4228UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4228UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4228UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart
OPA4228UAE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	Add to cart

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-Up
- Designed to Be Interchangeable With Fairchild μA741


description


The μ A741 is a general-purpose operational amplifier featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2.

The μ A741C is characterized for operation from 0°C to 70°C. The μ A741I is characterized for operation from -40°C to 85°C.The μ A741M is characterized for operation over the full military temperature range of -55°C to 125°C.

symbol





NC - No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000

AVAILABLE OPTIONS									
	PACKAGED DEVICES								
TA	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	FLAT PACK (U)	CHIP FORM (Y)	
0°C to 70°C	μA741CD				μA741CP	μA741CPW		μA741Y	
-40°C to 85°C	μΑ741ID				μA741IP				
-55°C to 125°C		μA741MFK	μA741MJ	μA741MJG			μA741MU		

The D package is available taped and reeled. Add the suffix R (e.g., μ A741CDR).

schematic



Transistors	22
Resistors	11
Diode	1
Capacitor	1



SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

		μ Α741C	μ Α741Ι	μ Α741Μ	UNIT
Supply voltage, V _{CC+} (see Note 1)		18	22	22	V
Supply voltage, V _{CC-} (see Note 1)			-22	-22	V
Differential input voltage, VID (see Note 2)	±15	±30	±30	V	
Input voltage, V _I any input (see Notes 1 and 3)	±15	±15	±15	V	
Voltage between offset null (either OFFSET N1 or OFFSET N2) and V $_{ m CC-}$			±0.5	±0.5	V
Duration of output short circuit (see Note 4)		unlimited	unlimited	unlimited	
Continuous total power dissipation		See Dissipation Rating Table			
Operating free-air temperature range, TA		0 to 70	-40 to 85	-55 to 125	°C
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	ase temperature for 60 seconds FK package			260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package			300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, P, or PW package	260	260		°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.

2. Differential voltages are at IN+ with respect to IN-.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

 The output may be shorted to ground or either power supply. For the μA741M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
Р	500 mW	N/A	N/A	500 mW	500 mW	N/A
PW	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW



$\mu \text{A741}, \mu \text{A741Y}$ GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000

		TEST	- +	ļ	ւ A741C		μ Α741Ι, μ Α741Μ				
	PARAMETER	CONDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Vie	Input offset voltage	$V_{O} = 0$	25°C		1	6		1	5	mV	
VIO	input onset voltage	AO = 0	Full range			7.5			6	mv	
$\Delta V_{IO}(adj)$	Offset voltage adjust range	$V_{O} = 0$	25°C		±15			±15		mV	
he	Input offset current	$V_{O} = 0$	25°C		20	200		20	200	nA	
10	input onset current	v0 = 0	Full range			300			500		
lin	Input bias current	$V_{O} = 0$	25°C		80	500		80	500	nA	
IВ	input bias current	VO = 0	Full range			800			1500	ΠA	
VICR	Common-mode input		25°C	±12	±13		±12	±13		V	
VICR	voltage range		Full range	±12			±12			v	
∨ом		R _L = 10 kΩ	25°C	±12	±14		±12	±14			
	Maximum peak output	$R_L \ge 10 \ k\Omega$	Full range	±12			±12			V	
	voltage swing	$R_L = 2 k\Omega$	25°C	±10	±13		±10	±13			
		$R_L \ge 2 \ k\Omega$	Full range	±10			±10				
A. (5)	Large-signal differential	$R_L \ge 2 \ k\Omega$	25°C	20	200		50	200		V/mV	
AVD	voltage amplification	V _O = ±10 V	Full range	15			25				
r _i	Input resistance		25°C	0.3	2		0.3	2		MΩ	
r _o	Output resistance	$V_{O} = 0$, See Note 5	25°C		75			75		Ω	
Ci	Input capacitance		25°C		1.4			1.4		pF	
CMRR	Common-mode rejection		25°C	70	90		70	90		dB	
CIVIKK	ratio	$V_{IC} = V_{ICR}min$	Full range	70			70			ųБ	
kovo	Supply voltage sensitivity	$V_{CC} = \pm 9 V \text{ to } \pm 15 V$	25°C		30	150		30	150	μV/V	
ksvs	$(\Delta V_{IO}/\Delta V_{CC})$	$ACC = \pm 3 \land 10 \pm 12 \land$	Full range			150			150	μν/ν	
los	Short-circuit output current		25°C		±25	±40		±25	±40	mA	
	Supply current	$V_{O} = 0$, No load	25°C		1.7	2.8		1.7	2.8	mA	
lcc	Supply current	VO = 0, introduced	Full range			3.3			3.3		
PD	Total power dissipation	$V_{O} = 0$, No load	25°C		50	85		50	85	mW	
טי		VO = 0, NO IOAU	Full range			100			100	11177	

electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ±15 V (unless otherwise noted)

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the μA741C is 0°C to 70°C, the μA741I is -40°C to 85°C, and the μA741M is -55°C to 125°C.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, V_{CC\pm} = ± 15 V, T_A = 25°C

	PARAMETER	TEST	TEST CONDITIONS		μ Α741C			μ Α741Ι, μ Α741Μ		
	FARAMETER	TEST CO	UNDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tr	Rise time	V ₁ = 20 mV,	R _L = 2 kΩ,		0.3			0.3		μs
	Overshoot factor	C _L = 100 pF,	See Figure 1		5%			5%		
SR	Slew rate at unity gain	V _I = 10 V, C _L = 100 pF,	$R_L = 2 k\Omega$, See Figure 1		0.5			0.5		V/µs



SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000

electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ± 15 V, T_A = 25°C (unless otherwise noted)

		TEST CONDITIONS	Ļ	ι Α741Υ		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = 0$		1	6	mV
∆VIO(adj)	Offset voltage adjust range	$V_{O} = 0$		±15		mV
lio	Input offset current	$V_{O} = 0$		20	200	nA
I _{IB}	Input bias current	$V_{O} = 0$		80	500	nA
VICR	Common-mode input voltage range		±12	±13		V
Maria		$R_L = 10 \text{ k}\Omega$	±12	±14		V
VOM	Maximum peak output voltage swing	$R_L = 2 k\Omega$	±10	±13		V
A _{VD}	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega$	20	200		V/mV
r _i	Input resistance		0.3	2		MΩ
r _o	Output resistance	$V_{O} = 0$, See Note 5		75		Ω
Ci	Input capacitance			1.4		pF
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min	70	90		dB
ksvs	Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$)	$V_{CC} = \pm 9 V \text{ to } \pm 15 V$		30	150	μV/V
los	Short-circuit output current			±25	±40	mA
ICC	Supply current	V _O = 0, No load		1.7	2.8	mA
PD	Total power dissipation	$V_{O} = 0$, No load		50	85	mW

[†] All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, V_{CC} \pm = ± 15 V, T_A = 25 $^{\circ}C$

PARAMETER		TEST CONDITIONS	μ Α741Υ			UNIT
	PARAIVETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise time	$V_{I} = 20 \text{ mV}, R_{L} = 2 \text{ k}\Omega,$		0.3		μs
	Overshoot factor	$C_L = 100 \text{ pF}$, See Figure 1		5%		
SR	Slew rate at unity gain	$ \begin{array}{ll} V_I \ = \ 10 \ V, & R_L = 2 \ k\Omega, \\ C_L = \ 100 \ pF, & See \ Figure \ 1 \end{array} $		0.5		V/µs



SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000

PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot, and Slew Rate

APPLICATION INFORMATION

Figure 2 shows a diagram for an input offset voltage null circuit.





Figure 2. Input Offset Voltage Null Circuit



SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000




TYPICAL CHARACTERISTICS[†]


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000




TYPICAL CHARACTERISTICS





SLOS094B - NOVEMBER 1970 - REVISED SEPTEMBER 2000




TYPICAL CHARACTERISTICS

LARGE-SIGNAL PULSE RESPONSE 8 V_{CC+} = 15 V $V_{CC-} = -15 V$ 6 $R_L = 2 k\Omega$ $C_{L} = 100 \, pF$ nput and Output Voltage – V 4 $T_A = 25^{\circ}C$ ٧o 2 0 ٧ı I -2 -4 -6 -8 0 10 20 30 40 50 60 70 80 90 t – Time – μ s Figure 10



DISCRETE SEMICONDUCTORS



Product specification Supersedes data of April 1996 File under Discrete Semiconductors, SC01 1996 Sep 03



1N4148; 1N4446; 1N4448

FEATURES

- Hermetically sealed leaded glass SOD27 (DO-35) package
- High switching speed: max. 4 ns
- General application
- Continuous reverse voltage: max. 75 V
- Repetitive peak reverse voltage: max. 75 V
- Repetitive peak forward current: max. 450 mA.

APPLICATIONS

• High-speed switching.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{RRM}	repetitive peak reverse voltage		_	75	V
V _R	continuous reverse voltage		-	75	V
l _F	continuous forward current	see Fig.2; note 1	-	200	mA
I _{FRM}	repetitive peak forward current		_	450	mA
I _{FSM}	non-repetitive peak forward current	square wave; T _j = 25 °C prior to surge; see Fig.4			
		t = 1 μs	_	4	A
		t = 1 ms	-	1	A
		t = 1 s	-	0.5	A
P _{tot}	total power dissipation	T _{amb} = 25 °C; note 1	_	500	mW
T _{stg}	storage temperature		-65	+200	°C
Tj	junction temperature		-	200	°C

Note

1. Device mounted on an FR4 printed circuit-board; lead length 10 mm.

DESCRIPTION

The 1N4148, 1N4446, 1N4448 are high-speed switching diodes fabricated in planar technology, and encapsulated in hermetically sealed leaded glass SOD27 (DO-35) packages.



1N4148; 1N4446; 1N4448

ELECTRICAL CHARACTERISTICS

 $T_j = 25 \ ^{\circ}C$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _F	forward voltage	see Fig.3			
	1N4148	I _F = 10 mA	_	1.0	V
	1N4446	I _F = 20 mA	_	1.0	V
	1N4448	$I_F = 5 \text{ mA}$	0.62	0.72	V
		I _F = 100 mA	_	1.0	V
I _R	reverse current	V _R = 20 V; see Fig.5		25	nA
		$V_R = 20 \text{ V}; \text{ T}_j = 150 \text{ °C}; \text{ see Fig.5}$	_	50	μA
I _R	reverse current; 1N4448	$V_R = 20 V; T_j = 100 °C; see Fig.5$	_	3	μA
C _d	diode capacitance	$f = 1 \text{ MHz}; V_R = 0; \text{ see Fig.6}$		4	pF
t _{rr}	reverse recovery time	when switched from $I_F = 10$ mA to $I_R = 60$ mA; $R_L = 100 \Omega$; measured at $I_R = 1$ mA; see Fig.7		4	ns
V _{fr}	forward recovery voltage	when switched from $I_F = 50$ mA; $t_r = 20$ ns; see Fig.8	_	2.5	V

THERMAL CHARACTERISTICS


SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-tp}	thermal resistance from junction to tie-point	lead length 10 mm	240	K/W
R _{th j-a}	thermal resistance from junction to ambient	lead length 10 mm; note 1	350	K/W

Note


1. Device mounted on a printed circuit-board without metallization pad.

1N4148; 1N4446; 1N4448


GRAPHICAL DATA




1N4148; 1N4446; 1N4448




1N4148; 1N4446; 1N4448





1N4148; 1N4446; 1N4448

PACKAGE OUTLINE



DEFINITIONS

ata sheet contains target or goal specifications for product development. ata sheet contains preliminary data; supplementary data may be published later. ata sheet contains final product specifications.					
ata sheet contains final product specifications.					
the with the Absolute Maximum Rating System (IEC 134). Stress above one or e permanent damage to the device. These are stress ratings only and operation conditions above those given in the Characteristics sections of the specification alues for extended periods may affect device reliability.					
Where application information is given, it is advisory and does not form part of the specification.					

LIFE SUPPORT APPLICATIONS


These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale

SIEMENS

PNP Silicon AF Transistors

BC 327 BC 328

- High current gain
- High collector current
- Low collector-emitter saturation voltage
- Complementary types: BC 337, BC 338 (NPN)



Туре	Marking	Ordering Code	Pin Co	onfigura	tion	Package ¹⁾
			1	2	3	
BC 327	-	Q62702-C311	С	В	E	TO-92
BC 327-16		Q62702-C311-V3				
BC 327-25		Q62702-C311-V4				
BC 327-40		Q62702-C311-V2				
BC 328		Q62702-C312				
BC 328-16		Q62702-C312-V3				
BC 328-25		Q62702-C312-V4				
BC 328-40		Q62702-C312-V2				

¹⁾ For detailed information see chapter Package Outlines.

Maximum Ratings

Parameter	Symbol	Values BC 327	BC 328	Unit
Collector-emitter voltage	VCE0	45	25	V
Collector-base voltage	<i>V</i> сво	50	30	_
Emitter-base voltage	VEBO		5	_
Collector current	Ic	800		mA
Peak collector current	Ісм	1		Α
Base current	Ів		100	
Peak base current	Івм		200	
		625	mW	
Junction temperature	Tj		150	°C
Storage temperature range	Tstg	- 65	- 65 + 150	

Thermal Resistance

Junction - ambient	Rth JA	≤ 200	K/W
Junction - case ¹⁾	Rth JC	≤ 135	

¹⁾ Mounted on AI heat sink 15 mm \times 25 mm \times 0.5 mm.

Electrical Characteristics

at $T_A = 25$ °C, unless otherwise specified.

Parameter	Symbol		Values		Unit
		min.	typ.	max.	

DC characteristics


Collector-emitter breakdown voltag $I_{\rm C} = 10 \text{ mA}$	е	V(BR)CE0				V
	BC 327 BC 328		45 25	-	-	
Collector-base breakdown voltage $I_{\rm C} = 100 \ \mu {\rm A}$		V(BR)CB0				
	BC 327 BC 328		50 30	- -	- -	
Emitter-base breakdown voltage $I_{\rm E} = 10 \ \mu {\rm A}$		$V_{(BR)EB0}$	5	-	-	
Collector cutoff current $V_{CB} = 25 V$ $V_{CB} = 45 V$ $V_{CB} = 25 V$, $T_A = 150 \degree C$	BC 328 BC 327 BC 328	Ісво			100 100 10	nA nA μA
$V_{CB} = 45 \text{ V}, T_{A} = 150 \text{ °C}$	BC 327		-	_	10	μA
Emitter cutoff current $V_{\text{EB}} = 4 \text{ V}$		Іево	-	-	100	nA
ВС 327/25; ВС 327/40; Ic = 300 mA; Vce = 1 V ВС 327/16;	BC 328/16 BC 328/25 BC 328/40 BC 328/16	hfe	100 160 250 60	160 250 350 -	250 400 630 -	_
	BC 328/25 BC 328/40		100 170	_	_	
Collector-emitter saturation voltage $I_{\rm C}$ = 500 mA; $I_{\rm B}$ = 50 mA	1)	VCEsat	-	_	0.7	V
Base-emitter saturation voltage ¹) $I_{\rm C} = 500 \text{ mA}; I_{\rm B} = 50 \text{ mA}$		VBEsat	-	_	2	

¹⁾ Pulse test: $t \le 300 \ \mu$ s, $D \le 2 \%$.

Electrical Characteristics


at $T_A = 25$ °C, unless otherwise specified.

Parameter	Symbol		Values	Values	
			typ.	max.	
AC characteristics					
Transition frequency $I_{C} = 50 \text{ mA}, V_{CE} = 5 \text{ V}, f = 20 \text{ MHz}$	ſ	-	200	-	MHz
Output capacitance $V_{CB} = 10 \text{ V}, f = 1 \text{ MHz}$	Сово	-	12	-	pF
Input capacitance $V_{\text{EB}} = 0.5 \text{ V}, f = 1 \text{ MHz}$	Cibo	-	60	-	




Total power dissipation $P_{\text{tot}} = f(T_A; T_C)$


Collector current $I_{C} = f(V_{BE})$ $V_{CE} = 1 V$




Permissible pulse load $R_{thJA} = f(t_p)$



Collector cutoff current $I_{CB0} = f(T_A)$ $V_{CB} = 45 \text{ V}$




DC current gain $h_{\text{FE}} = f(I_{\text{C}})$ $V_{\text{CE}} = 1 \text{ V}$



Collector-emitter saturation voltage $V_{CEsat} = f(I_C)$


 $h_{\rm FE} = 10$ $10^3 = \frac{BC 327/328}{------}$ EHP00091 150°C mΑ $I_{\rm C}$ 25°C -50°C 10² 10¹ 10⁰ 10^{-1} 0.8 0.4 0.6 ۷ 0 0.2 ► V_{CEsat}

Transition frequency $f_{T} = f(I_{C})$ $f = 20 \text{ MHz}, T_{A} = 25 \text{ °C}$



Base-emitter saturation voltage

 $V_{\text{BEsat}} = f(I_{\text{C}})$



ICL8048

OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc


Log Amplifier

The ICL8048 is a monolithic logarithmic amplifier capable of handling six decades of current input, or three decades of voltage input. It is fully temperature compensated and is nominally designed to provide 1V of output for each decade change of input. For increased flexibility, the scale factor, reference current and offset voltage are externally adjustable.

Part Number Information

PART	ERROR	TEMPERATURE	PACKAGE	PKG.
NUMBER	(25 ^o C)	RANGE (^o C)		NO.
ICL8048BCJE	30mV	0 to 70	16 Ld CERDIP	F16.3

Pinout



January 2004


FN2865.3

Features

- Temperature Compensated Operation 0°C to 70°C
- Scale Factor, Adjustable 1V/Decade
- Dynamic Current Range. 120dB
- Dynamic Voltage Range 60dB
- Dual JFET Input Op Amps

Functional Diagram

ICL8048



Absolute Maximum Ratings

Supply Voltage ±18V
I _{IN} (Input Current)
I _{REF} (Reference Current)
Voltage Between Offset Null and V+
Output Short Circuit Duration Indefinite

Operating Conditions

Temperature Range.....0°C to 70°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ _{JC} (^o C/W)
CERDIP Package	75	22
Maximum Junction Temperature (Hermetic	Package or D	
Maximum Storage Temperature Range .	65	5 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 1	0s)	300 ⁰ C

Die Characteristics

Number of Transistors or Gates	
--------------------------------	--

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $I_{REF} = 1mA$, Scale Factor Adjusted for 1V/Decade, Unless Otherwise Specified

		ICL4048BC				
PARAMETER	TEST CONDITIONS	MIN	MIN TYP		UNITS	
Dynamic Range						
l _{IN} (1nA - 1mA)	$R_{IN} = 10k\Omega$	120	-	-	dB	
V _{IN} (10mV - 10V)		60	-	-	dB	
Error, % of Full Scale	I _{IN} = 1nA to 1mA	-	0.20	0.5	%	
	$T_A = 0^{\circ}C$ to $70^{\circ}C$, $I_{IN} = 1nA$ to $1mA$	-	0.60	1.25	%	
Error, Absolute Value	I _{IN} = 1nA to 1mA	-	12	30	mV	
	$T_A = 0^{\circ}C$ to $70^{\circ}C$, $I_{IN} = 1nA$ to $1mA$	-	36	75	mV	
Temperature Coefficient of VOUT	I _{IN} = 1nA to 1mA	-	0.8	-	mV/ ^o C	
Power Supply Rejection Ratio	Referred to Output	-	2.5	-	mV/V	
Offset Voltage (A ₁ and A ₂)	Before Nulling	-	15	25	mV	
Wideband Noise	At Output, for $I_{IN} = 100\mu A$	-	250	-	μV _{RMS}	
Output Voltage Swing	$R_L = 10k\Omega$	±12	±14	-	V	
	$R_L = 2k\Omega$	±10	±13	-	V	
Power Consumption		-	150	200	mW	
Supply Current		-	5	6.7	mA	

Typical Performance Curves




FIGURE 1. TRANSFER FUNCTION FOR VOLTAGE INPUTS






FIGURE 2. TRANSFER FUNCTION FOR CURRENT INPUTS

Typical Performance Curves (Continued)








FIGURE 5. MAXIMUM ERROR VOLTAGE AT THE OUTPUT vs INPUT VOLTAGE

ICL8048 Detailed Description

The ICL8048 relies for its operation on the well known exponential relationship between the collector current and the base emitter voltage of a transistor:

$$I_{C} = I_{S} \left[exp\left(\frac{qV_{BE}}{kT}\right) - 1 \right]$$
(EQ. 1)

For base emitter voltages greater than 100mV, Equation 1 becomes

$$I_{C} = I_{S} \exp\left(\frac{qV_{BE}}{kT}\right)$$
(EQ. 2)

From Equation 2, it can be shown that for two identical transistors operating at different collector currents, the V_{BE} difference (Δ V_{BE}) is given by:

$$\Delta V_{BE} = -2.303 \times \frac{kT}{q} \log_{10} \left[\frac{I_{C1}}{I_{C2}} \right]$$
(EQ. 3)




FIGURE 4. MAXIMUM ERROR VOLTAGE AT THE OUTPUT vs INPUT CURRENT




FIGURE 6. SMALL SIGNAL VOLTAGE GAIN vs INPUT VOLTAGE FOR R_S = 10k Ω

Referring to Figure 7 it is clear that the potential at the collector of Q_2 is equal to the ΔV_{BE} between Q_1 and Q_2 . The output voltage is ΔV_{BE} multiplied by the gain of A_2 :

$$V_{OUT} = -2.303 \left(\frac{R_1 + R_2}{R_2}\right) \left(\frac{kT}{q}\right) \log_{10} \left[\frac{I_{IN}}{I_{REF}}\right]$$
(EQ. 4)

The expression $2.303 \times \frac{kT}{q}$ has a numerical value of 59mV at 25^{o} C; thus in order to generate 1V/decade at the output, the ratio $(R_1 + R_2)/R_2$ is chosen to be 16.9. For this scale factor to hold constant as a function of temperature, the $(R_1 + R_2)/R_2$ term must have a 1/T characteristic to compensate for kT/q.

In the ICL8048 this is achieved by making R₁ a thin film resistor, deposited on the monolithic chip. It has a nominal value of $15.9 \mathrm{k}\Omega$ at 25^{0} C, and its temperature coefficient is




FIGURE 7. ICL8048 OFFSET AND SCALE FACTOR ADJUSTMENT

carefully designed to provide the necessary compensation. Resistor R₂ is external and should be a low T.C. type; it should have a nominal value of 1k Ω to provide 1V/decade, and must have an adjustment range of ±20% to allow for production variations in the absolute value of R₁.

ICL8048 Offset and Scale Factor Adjustment

A log amp, unlike an op amp, cannot be offset adjusted by simply grounding the input. This is because the log of zero approaches minus infinity; reducing the input current to zero starves Q_1 of collector current and opens the feedback loop around A_1 . Instead, it is necessary to zero the offset voltage of A_1 and A_2 separately, and then to adjust the scale factor. Referring to Figure 7, this is done as follows:

 Temporarily connect a 10kΩ resistor (R₀) between pins 2 and 7. With no input voltage, adjust R₄ until the output of A₁ (pin 7) is zero. Remove R₀.

Note that for a current input, this adjustment is not necessary since the offset voltage of A_1 does not cause any error for current source inputs.

- Set I_{IN} = I_{REF} = 1mA. Adjust R₅ such that the output of A₂ (pin 10) is zero.
- 3. Set $I_{IN} = 1\mu A$, $I_{REF} = 1mA$. Adjust R_2 for $V_{OUT} = 3V$ (for a 1V/decade scale factor) or 6V (for a 2V/decade scale factor).

Step #3 determines the scale factor. Setting $I_{IN} = 1\mu A$ optimizes the scale factor adjustment over a fairly wide dynamic range, from 1mA to 1nA. Clearly, if the ICL8048 is to be used for inputs which only span the range 100 μ A to 1mA, it would be better to set $I_{IN} = 100\mu$ A in Step #3. Similarly, adjustment for other scale factors would require different I_{IN} and V_{OUT} values.

Applications Information

ICL8048 Scale Factor Adjustment

The scale factor adjustment procedures outlined previously for the ICL8048, are primarily directed towards setting up 1V (ΔV_{OUT}) per decade (ΔI_{IN} or ΔV_{IN}) for the log amp, or one decade (ΔV_{OUT}) per volt (ΔV_{IN}) for the antilog amp.

This corresponds to K = 1 in the respective transfer functions:


$$V_{OUT} = -K \log_{10} \left[\frac{I_{IN}}{I_{REF}} \right]$$
(EQ. 5)

By adjusting R₂ (Figure 7) the scale factor "K" in Equation 5 can be varied. The effect of changing K is shown graphically in Figure 8 for the log amp. The nominal value of R₂ required to give a specific value of K can be determined from Equation 6. It should be remembered that R₁ has a $\pm 20\%$ tolerance in absolute value, so that allowance shall be made for adjusting the nominal value of R₂ by $\pm 20\%$.

$$R_2 = \frac{941}{(K - 0.059)}\Omega$$
 (EQ. 6)

ICL8048 Automatic Offset Nulling Circuit

The ICL8048 is fundamentally a logarithmic current amplifier. It can be made to act as a voltage amplifier by placing a resistor between the current input and the voltage source but, since $I_{IN} = (V_{IN} - V_{OFFSET})/R_{IN}$, this conversion is accurate only when V_{IN} is much greater than the offset voltage. A substantial reduction of V_{OFFSET} would allow voltage operation over a 120dB range.






FIGURE 8. EFFECT OF VARYING "K" ON THE LOG AMPLIFIER Figure 9 shows the ICL8048 in an automatic offset nulling configuration using the ICL7650S. The extremely low offset voltage of the ICL7650S forces its non-inverting input (and thus pin 2 of the ICL8048) to the same potential as its inverting input by nulling the first stage of the log amp. Since V_{OFFSET} is now within a few μ V of ground potential, R_{IN} can perform its voltage to current conversion much more accurately, and without an offset trimmer pot. Step 1 of the offset and scale factor adjustment is eliminated, simplifying calibration.

NOTE: The ICL7650S op amp has a maximum supply voltage of 18V. The ICL8048 will operate at this voltage, but I_{REF} must be limited to 200μ A or less for proper calibration and operation. Best performance will be achieved when the ICL7650S has a ±3V to ±8V supply and the ICL8048 is at its recommended ±15V supply. See A053 for a method of powering the ICL7650S from a ±15V source.

Frequency Compensation

Although the op amps in the ICL8048 are compensated for unity gain, some additional frequency compensation is required. This is because the log transistors in the feedback loop add to the loop gain. In the ICL8048, 150pF should be connected between Pins 2 and 7 (Figure 7).


5

Error Analysis

Performing a meaningful error analysis of a circuit containing a log and antilog amplifiers is more complex than dealing with a similar circuit involving only op amps. In this data sheet every effort has been made to simplify the analysis task, without in any way compromising the validity of the resultant numbers.

The key difference in making error calculations in log/antilog amps, compared with op amps, is that the gain of the former is a function of the input signal level. Thus, it is necessary, when referring errors from output to input, or vice versa, to check the input voltage level, then determine the gain of the circuit by referring to the graphs given in the Typical Performance Curves section.

The various error terms in the log amplifier, the ICL8048, are Referred To the Output (RTO) of the device. The errors are expressed in this way because in the majority of systems a number of log amps interface with an antilog amp, as shown in Figure 10.



It is very straightforward to estimate the system error at node (A) by taking the square root of the sum-of-the-squares of the errors of each contributing block.

Total Error =
$$\sqrt{x^2 + y^2 + z^2}$$
 at (A)

If required, this error can be referred to the system output through the voltage gain of the antilog circuit, using the voltage gain versus input voltage plot.

The numerical values of x, y, and z in the above equation are obtained from the maximum error voltage plots. For example, with the ICL8048BC, the maximum error at the output is 30mV at 25° C. This means that the measured output will be within 30mV of the theoretical transfer function, provided the unit has been adjusted per the procedures described previously. Figure 11 illustrates this point.




FIGURE 11. TRANSFER FUNCTION FOR CURRENT INPUTS


To determine the maximum error over the operating temperature range, the 0° C to 70° C absolute error values given in the table of electrical specifications should be used. For intermediate temperatures, assume a linear increase in the error between the 25° C value and the 70° C value.

It is important to note that the ICL8048 requires positive values of I_{REF}, and the input current must also be positive. Application of negative I_{IN} to the ICL8048 or negative I_{REF} will cause malfunction, and if maintained for long periods, would lead to device degradation. Some protection can be provided by placing a diode between pin 7 and ground.

Setting Up the Reference Current

The input current reference pin (I_{REF}) is not a true virtual ground. For the ICL8048, a fraction of the output voltage is seen on Pin 16 (Figure 7). This does not constitute an appreciable error provided V_{REF} is much greater than this voltage. A 10V or 15V reference satisfies this condition.

Alternatively, I_{REF} can be provided from a true current source. One method of implementing such a current source is shown in Figure 12.



Log of Ratio Circuit, Division

The ICL8048 may be used to generate the log of a ratio by modulating the I_{REF} input. The transfer function remains the same, as defined by Equation 7:

$$V_{OUT} = -K \log_{10} \left[\frac{I_{IN}}{I_{REF}} \right]$$
(EQ. 7)

Clearly it is possible to perform division using just one ICL8048, followed by an antilog amplifier. For multiplication, it is generally necessary to use two log amps, summing their outputs into an antilog amp.

To avoid the problems caused by the I_{REF} input not being a true virtual ground (discussed in the previous section), the circuit of Figure 12 is again recommended if the I_{REF} input is to be modulated.

Definition of Terms

In the definitions which follow, it will be noted that the various error terms are referred to the output of the log amp, and to the input of the antilog amp. The reason for this is explained on the previous page.

Dynamic Range. The dynamic range of the ICL8048 refers to the range of input voltages or currents over which the device is guaranteed to operate.

Error, Absolute Value. The absolute error is a measure of the deviation from the theoretical transfer function, after performing the offset and scale factor adjustments as outlined, (ICL8048). It is expressed in mV and referred to the linear axis of the transfer function plot. Thus, in the case of the ICL8048, it is a measure of the deviation from the theoretical output voltage for a given input current or voltage.

The absolute error specification is guaranteed over the dynamic range.



FEATURES

Very High Accuracy: 10.000 Volts ±2.5mV (L and U) Low Temperature Coefficient: 3ppm/°C Performance Guaranteed -55°C to +125°C 10mA Output Current Capability Low Noise Short Circuit Protected Available as /883B

PRODUCT DESCRIPTION

The AD2700 family of precision 10 volt references offer the user excellent accuracy and stability at a moderate price by combining the recognized advantages of thin film technology and active laser trimming. The low temperature drift (3ppm/°C) achieved with these technologies can be matched only by the use of ovens, chip heaters for temperature regulation, or with hand selected components and manual trimming. In addition, temperature-regulated devices are guaranteed only up to +85°C operation, whereas the U- and S-grade devices in the AD2700 family are guaranteed to +125°C.

The AD2700 is a +10 volt reference which is designed to interface with high accuracy bipolar D/A converters of 10 and 12 bit resolution. The 10mA output drive capability also makes the AD2700 ideal for use as a general positive system reference.


The AD2701 is a negative 10 volt reference especially designed to interface with CMOS D/A and A/D converters, as shown in the applications. For systems requiring a dual tracking reference, the AD2702 offers both positive and negative precision 10 volt outputs in a single package. Both are often used with 52XX Series 12-bit A/D converters which require -10V external references for high accuracy over wide temperature ranges.


All three devices are offered in "J" and "L" grades for operation from -25°C to +85°C and "S" and "U" grades for the -55°C to +125°C temperature range. Screening to MIL-STD-883 is available for "S" and "U" grades of the AD2700 family.

± 10 Volt Precision Reference Series

AD2700/AD2701/AD2702

FUNCTIONAL BLOCK DIAGRAMS





PRODUCT HIGHLIGHTS

- 1. Active laser trimming of both initial accuracy and temperature performance results in very high accuracy over the temperature range without external components. The AD2700/01/02 LD grades have a maximum output voltage error at 25°C of ±2.5mV with no external adjustments.
- 2. The performance of the AD2700 series is achieved by a well-characterized design and precise control over the manufacturing process.
- 3. The AD2700 series is well suited for a broad range of applications requiring an accurate, stable reference source such as high resolution data converters (12 or 14 bits), test and measurement systems and calibration standards.

Model	Output
AD2700	+10.000V
AD2701	-10.000V
AD2702	±10.000V

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 P.O.
 Box
 280;
 Norwood,
 Massachusetts
 02062
 U.S.A.

 Tel:
 617/329-4700
 Twx:
 710/394-6577

 Telex:
 924491
 Cables:
 ANALOG NORWOODMASS

MODEL	JD	LD	SD	UD
ABSOLUTE MAX RATINGS				
Input Voltage (for applicable supply)	±20V	•	•	*
Power Dissipation @ +25°C - AD2700, 01	300mW	•	•	•
- AD2702	450mW	*	•	•
Operating Temperature Range	-25°C to +85°C	•	-55°C to +125°C	***
Storage Temperature Range	-65°C to +150°C	•	*	•
Lead Temperature (soldering, 10s)	+300°C	•	•	•
Short Circuit Protection (to GND)	Continuous	•	•	•
OUTPUT VOLTAGE ERROR @ +25°C				
AD2700 10.000V	±0.005V	±0.0025V	•	**
AD2701 -10.000V	±0.005V	±0.0025V	*	**
AD2702 ±10.000V	±0.005V	±0.0025V	•	*•
OUTPUT CURRENT ¹ – @ +25°C	±10mA	*	*	*
$(V_{IN} = \pm 13 \text{ to } \pm 18V)$ over op. temp. range	±5mA	+5mA, -2mA	**	**
OUTPUT VOLTAGE ERROR – AD2700,01	10ppm/°C	3ppm/°C	**	**
$(T_{min} \text{ to } T_{max})^2$	±11.0mV	±4.3mV	±8mV	±5.5mV
AD2702	10ppm/°C	5ppm/°C	**	3ppm/°C
	±11.0mV	±5.5mV	±10.0mV	±5.5mV
LINE REGULATION			······	
$V_{IN} = \pm 13.5 \text{ to } \pm 16.5 \text{V}$	300µV/V	*	•	*
LOAD REGULATION				
0 to ±10mA	50µV/mA	•	*	•
OUTPUT RESISTANCE	0.05Ω	*	*	*
INPUT VOLTAGE, OPERATING	±13V to ±18V	*	•	•
QUIESCENT CURRENT - AD2700, 01	±14mA	*	•	•
– AD2702	+17mA, -4mA	*	*	•
NOISE				
(0.1 to 10Hz)	50μVp-ptyp	•	*	•
LONG TERM STABILITY (@ +55°C)	100ppm/1000 Hrs. (typ)	*	*	*
OFFSET ADJUST RANGE				
(Sec Diagrams)	±20mV (min)	•	•	` #
OFFSET ADJUST TEMP DRIFT EFFECT	±4µV/°C per mV		· · · · · · · · · · · · · · · · · · ·	
-	of Adjust (typ)	•	•	•
PACKAGE OPTION ^{3,4}	DH-14C	DH-14C	DH-14C	DU 14C
			DI1-14C	DH-14C

NOTES

NOTES *Same as "JD" grade performance. **Same as "LD" grade performance. **Same as "SD" grade performance.

¹Specified with resistive load to common. Device not intended for use in driving a dynamic load.


²Output voltage error as a function of temperature is determined using the box method. Each unit is tested at T_{min} , T_{max} and +25°C. At each temperature V_{OUT} must fall within the rectangular area bounded by the minimum and maximum temperature and whose maximum VOUT value is equal to VOUT nominal plus or minus the maximum +25°C error plus the maximum drift error from +25°C. The box limits are noted below the drift values used to calculate the box.


³Analog Devices reserves the right to ship side-brazed ceramic packages (outline DH-14D) in lieu of the standard ceramic packages for J and L grade parts."

⁴See Section 14 for package outline information.

Specifications subject to change without notice.

AD2700/AD2701/AD2702






Fine Trim Connections

USING AD2700 REFERENCE WITH THE AD7520 AND AN IC AMPLIFIER TO BUILD A DAC

The AD2700 series is ideal for use with the AD7520 series of CMOS D/A converters. A CMOS converter in a unipolar application as shown below performs an inversion of the voltage reference input. Thus, use of the +10 volt AD2700 reference will result in a 0 to -10 volt output range. Alternatively, using




Unipolar Binary Operation

DIGITAL INPUT	ANALOG OUTPUT			
1111111111	$-V_{\text{REF}}$ (1 - 2 ⁻¹⁰)			
1000000001	$-V_{\text{REF}} (1/2 + 2^{-10})$			
1000000000	$\frac{-V_{\text{REF}}}{2}$			
0111111111	$-V_{\rm REF} (1/2 - 2^{-10})$			
0000000001	$-V_{\rm REF} (2^{-10})$			
00000000000	0			

NOTE: 1 LSB = 2⁻¹⁰ V_{REF}

Table I. Code Table - Unipolar Binary Operation


the -10 volt AD2701 will result in a 0 to +10 volt range. Two operational amplifiers are used to give a bipolar output range of -10 volt to +10 volt, as shown in the lower figure. Either the AD2700 or AD2701 can be used, depending on the transfer code characteristic desired. For more detailed applications information, refer to the AD7520 Data Sheet.



Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$-V_{REF}$ (1 - 2 ⁻⁹)
100000001	-V _{REF} (2 ⁻⁹)
1000000000	0
0111111111	V _{REF} (2 ⁻⁹)
0000000001	$V_{REF} (1 - 2^{-9})$
0000000000	V _{REF}


NOTE: 1 LSB = 2^{-9} V_{REF}



AD2700/AD2701/AD2702


USING THE AD2700 VOLTAGE REFERENCE WITH D/A CONVERTER

An AD2700 Voltage Reference can be used with an inverting operational amplifier and an R-2R ladder network. If all bits but the MSB are off (i.e., grounded), the output voltage is $(-R/2R)E_{REF}$. If all bits but Bit 2 are off, it can be shown that the output voltage is $\frac{1}{2}(-R/2R)E_{REF} = \frac{1}{2}E_{REF}$: The lumped resistance of all the less-significant-bit circuitry (to the left of Bit 2) is 2R; the Thevenin equivalent looking back from the MSB towards Bit 2 is the generator, $E_{REF}/2$, and the series resistance 2R; since the grounded MSB series




a. Basic Circuit

resistance, 2R, has virtually no influence – because the amplifier summing point is at virtual ground – the output voltage is therefore $-E_{\rm REF}/4$. The same line of thinking can be employed to show that the nth bit produces an increment of output equal to $2^{-n} E_{\rm REF}$.




b. Example: Contribution of Bit 2; All Other Bits "O"



c. Simplified Equivalent of Circuit (b.)


PACKAGE DIMENSIONS

Dimensions shown in inches and (mm).



Hermetically sealed 14-Pin Dual-In-Line (Gross leak tested per MIL-STD-883, Method 1014) Pin 7 is electrically connected to the case. Case has metal bottom surface.

14-Pin Dual-In-Line Metal Package



14-Pin Dual-In-Line Ceramic Package

April 1998

LM109/LM309 5-Volt Regulator

🗙 National Semiconductor

LM109/LM309 5-Volt Regulator

General Description

The LM109 series are complete 5V regulators fabricated on a single silicon chip. They are designed for local regulation on digital logic cards, eliminating the distribution problems association with single-point regulation. The devices are available in two standard transistor packages. In the solid-kovar TO-5 header, it can deliver output currents in excess of 200 mA, if adequate heat sinking is provided. With the TO-3 power package, the available output current is greater than 1A.


The regulators are essentially blowout proof. Current limiting is included to limit the peak output current to a safe value. In addition, thermal shutdown is provided to keep the IC from overheating. If internal dissipation becomes too great, the regulator will shut down to prevent excessive heating.

Considerable effort was expended to make these devices easy to use and to minimize the number of external components. It is not necessary to bypass the output, although this does improve transient response somewhat. Input bypassing is needed, however, if the regulator is located very far from the filter capacitor of the power supply. Stability is also achieved by methods that provide very good rejection of load or line transients as are usually seen with TTL logic.

Although designed primarily as a fixed-voltage regulator, the output of the LM109 series can be set to voltages above 5V, as shown. It is also possible to use the circuits as the control element in precision regulators, taking advantage of the good current-handling capability and the thermal overload protection.

Features

- Specified to be compatible, worst case, with TTL and DTL
- Output current in excess of 1A
- Internal thermal overload protection
- No external components required



www.national.com

Schematic Diagram

Absolute Maximum Ratings (Note 1)

•

Input Voltage

Power Dissipation

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Operating Junction Temperature Range	
LM109	–55°C to +150°C
LM309	0°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering, 10 sec.)	300°C

Electrical Characteristics (Note 2)

Parameter	Conditions LM109			LM309			Units	
		Min	Тур	Max	Min	Тур	Max	
Output Voltage	T _j = 25°C	4.7	5.05	5.3	4.8	5.05	5.2	V
Line Regulation	T _j = 25°C		4.0	50		4.0	50	mV
	$7.10V \le V_{IN} \le 25V$							
Load Regulation	T _i = 25°C							
TO-39 Package	5 mA ≤ I _{OUT} ≤ 0.5A		15	50		15	50	mV
TO-3 Package	5 mA ≤ I _{OUT} ≤ 1.5A		15	100		15	100	mV
Output Voltage	$7.40V \le V_{IN} \le 25V$,	4.6		5.4	4.75		5.25	V
	$5 \text{ mA} \leq I_{OUT} \leq I_{MAX}$,							
	P < P _{MAX}							
Quiescent Current	$7.40V \le V_{IN} \le 25V$		5.2	10		5.2	10	mA
Quiescent Current Change	$7.40V \le V_{IN} \le 25V$			0.5			0.5	mA
	$5 \text{ mA} \le I_{OUT} \le I_{MAX}$			0.8			0.8	mA
Output Noise Voltage	T _A = 25°C		40			40		μV
	10 Hz ≤ f ≤ 100 kHz							
Long Term Stability			10			20		mV
Ripple Rejection	T _j = 25°C	50			50			dB
Thermal Resistance,	(Note 3)							
Junction to Case								
TO-39 Package			15			15		°C/W
TO-3 Package			2.5			2.5		°C/W

35V

Internally Limited


Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 2: Unless otherwise specified, these specifications apply $-55^{\circ}C \le T_j \le +150^{\circ}C$ for the LM109 and $0^{\circ}C \le T_j \le +125^{\circ}C$ for the LM309; $V_{IN} = 10V$; and $I_{OUT} = 0.1A$ for the TO-39 package or $I_{OUT} = 0.5A$ for the TO-3 package. For the TO-39 package, $I_{MAX} = 0.2A$ and $P_{MAX} = 2.0W$. For the TO-3 package, $I_{MAX} = 1.0A$ and $P_{MAX} = 2.0W$.

Note 3: Without a heat sink, the thermal resistance of the TO-39 package is about 150°C/W, while that of the TO-3 package is approximately 35°C/W. With a heat sink, the effective thermal resistance can only approach the values specified, depending on the efficiency of the sink.

Note 4: Refer to RETS109H drawing for LM109H or RETS109K drawing for LM109K military specifications.

Connection Diagrams




www.national.com

Application Hints


- Bypass the input of the LM109 to ground with ≥ 0.2 µF ceramic or solid tantalum capacitor if main filter capacitor is more than 4 inches away.
- Avoid insertion of regulator into "live" socket if input voltage is greater than 10V. The output will rise to within 2V of the unregulated input if the ground pin does not make contact, possibly damaging the load. The LM109 may also be damaged if a large output capacitor is charged up, then discharged through the internal clamp zener when the ground pin makes contact.
- 3. The output clamp zener is designed to absorb transients only. It will not clamp the output effectively if a failure occurs in the internal power transistor structure. Zener dynamic impedance is $\approx 4\Omega$. Continuous RMS current into the zener should not exceed 0.5A.
- 4. Paralleling of LM109s for higher output current is not recommended. Current sharing will be almost nonexistent, leading to a current limit mode operation for devices with the highest initial output voltage. The current limit devices may also heat up to the thermal shutdown point (= 175°C). Long term reliability cannot be guaranteed under these conditions.

Crowbar Overvoltage Protection




5. Preventing latchoff for loads connected to negative voltage:

If the output of the LM109 is pulled negative by a high current supply so that the output pin is more than 0.5V negative with respect to the ground pin, the LM109 can latch off. This can be prevented by clamping the ground pin to the output pin with a germanium or Schottky diode as shown. A silicon diode (1N4001) at the output is also needed to keep the positive output from being pulled too far negative. The 10 Ω resistor will raise +V_{OUT} by \approx 0.05V.




Output Crowbar




*Zener is internal to LM109.

**Q1 must be able to withstand 7A continuous current if fusing is not used at regulator input. LM109 bond wires will fuse at currents above 7A. †Q2 is selected for surge capability. Consideration must be given to filter capacitor size, transformer impedance, and fuse blowing time. ††Trip point is = 7.5V.

Typical Performance Characteristics




www.national.com





www.national.com

4




www.national.com





www.national.com




National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

SIEMENS

PNP Silicon AF Transistors

BC 327 BC 328

- High current gain
- High collector current
- Low collector-emitter saturation voltage
- Complementary types: BC 337, BC 338 (NPN)



Type Marking Ordering Code Pin C			Pin Co	onfigura	tion	Package ¹⁾
			1	2	3	
BC 327	-	Q62702-C311	С	В	E	TO-92
BC 327-16		Q62702-C311-V3				
BC 327-25		Q62702-C311-V4				
BC 327-40		Q62702-C311-V2				
BC 328		Q62702-C312				
BC 328-16		Q62702-C312-V3				
BC 328-25		Q62702-C312-V4				
BC 328-40		Q62702-C312-V2				

¹⁾ For detailed information see chapter Package Outlines.

Maximum Ratings

Parameter	Symbol	Values BC 327	BC 328	Unit
Collector-emitter voltage	VCE0	45	25	V
Collector-base voltage	<i>V</i> сво	50	30	_
Emitter-base voltage	VEBO		5	_
Collector current	Ic	800		mA
Peak collector current	Ісм	1		Α
Base current	Ів		100	
Peak base current	Івм		200	
Total power dissipation, $Tc = 66 \degree C$	Ptot		625	
Junction temperature	Tj	150		°C
Storage temperature range	Tstg	- 65	+ 150	

Thermal Resistance

Junction - ambient	Rth JA	≤ 200	K/W
Junction - case ¹⁾	Rth JC	≤ 135	

¹⁾ Mounted on AI heat sink 15 mm \times 25 mm \times 0.5 mm.

Electrical Characteristics

at $T_A = 25$ °C, unless otherwise specified.

Parameter	Symbol	Values		Unit	
		min.	typ.	max.	

DC characteristics


Collector-emitter breakdown voltag $I_{\rm C}$ = 10 mA	е	V(BR)CE0				V
	BC 327 BC 328		45 25	-	-	
Collector-base breakdown voltage $I_{\rm C} = 100 \ \mu {\rm A}$		V(BR)CB0				
	BC 327 BC 328		50 30	- -	- -	
Emitter-base breakdown voltage $I_{\rm E} = 10 \ \mu {\rm A}$		$V_{(BR)EB0}$	5	-	-	
Collector cutoff current $V_{CB} = 25 V$ $V_{CB} = 45 V$ $V_{CB} = 25 V$, $T_A = 150 \degree C$	BC 328 BC 327 BC 328	Ісво			100 100 10	nA nA μA
$V_{CB} = 45 \text{ V}, T_{A} = 150 \text{ °C}$	BC 327		-	_	10	μA
Emitter cutoff current $V_{\text{EB}} = 4 \text{ V}$		Іево	-	-	100	nA
ВС 327/25; ВС 327/40; Ic = 300 mA; Vce = 1 V ВС 327/16;	BC 328/16 BC 328/25 BC 328/40 BC 328/16	hfe	100 160 250 60	160 250 350 -	250 400 630 -	_
	BC 328/25 BC 328/40		100 170	_	_	
Collector-emitter saturation voltage $I_{\rm C}$ = 500 mA; $I_{\rm B}$ = 50 mA	1)	VCEsat	-	_	0.7	V
Base-emitter saturation voltage ¹) $I_{\rm C} = 500 \text{ mA}; I_{\rm B} = 50 \text{ mA}$		VBEsat	-	_	2	

¹⁾ Pulse test: $t \le 300 \ \mu$ s, $D \le 2 \%$.

Electrical Characteristics


at $T_A = 25$ °C, unless otherwise specified.

Parameter	Symbol		Unit		
		min.	typ.	max.	
AC characteristics					
Transition frequency $I_{C} = 50 \text{ mA}, V_{CE} = 5 \text{ V}, f = 20 \text{ MHz}$	ſ	-	200	-	MHz
Output capacitance $V_{CB} = 10 \text{ V}, f = 1 \text{ MHz}$	Сово	-	12	-	pF
Input capacitance $V_{\text{EB}} = 0.5 \text{ V}, f = 1 \text{ MHz}$	Cibo	-	60	-	




Total power dissipation $P_{\text{tot}} = f(T_A; T_C)$


Collector current $I_{C} = f(V_{BE})$ $V_{CE} = 1 V$




Permissible pulse load $R_{thJA} = f(t_p)$



Collector cutoff current $I_{CB0} = f(T_A)$ $V_{CB} = 45 \text{ V}$




DC current gain $h_{\text{FE}} = f(I_{\text{C}})$ $V_{\text{CE}} = 1 \text{ V}$



Collector-emitter saturation voltage $V_{CEsat} = f(I_C)$


 $h_{\rm FE} = 10$ $10^3 = \frac{BC 327/328}{------}$ EHP00091 150°C mΑ $I_{\rm C}$ 25°C -50°C 10² 10¹ 10⁰ 10^{-1} 0.8 0.4 0.6 ۷ 0 0.2 ► V_{CEsat}

Transition frequency $f_{T} = f(I_{C})$ $f = 20 \text{ MHz}, T_{A} = 25 \text{ °C}$



Base-emitter saturation voltage

 $V_{\text{BEsat}} = f(I_{\text{C}})$





Peter F. Orlowski


Praktische Elektronik

Datenblätter Analog- und CMOS-Technik




Definition der Wechselspannungs-Parameter:


f _{MAX}	Betriebsfrequenz. Dies ist die höchste Frequenz, bei
t _{PHL}	der die Schaltung noch arbeitet. Übertragungsverzögerung vom Eingang zum Ausgang, wenn der Ausgang von H nach L geht.
t _{PLH}	Übertragungsverzögerung vom Eingang zum Ausgang, wenn der Ausgang von L nach H geht.
t _{PZH}	Freigabe-Verzögerungszeit. Sie wird zwischen Eingang und Ausgang gemessen, wenn der Ausgang vom Trista- te-Zustand auf H wechselt.
t _{PZL}	Freigabe-Verzögerungszeit. Sie wird zwischen Eingang und Ausgang gemessen, wenn der Ausgang vom Trista- te-Zustand auf L wechselt.
t _{PHZ}	Sperr-Verzögerungszeit, bis der Ausgang vom H-Pegel in den Tristate-Zustand geht.
^t plz	Sperr-Verzögerungszeit, bis der Ausgang vom L-Pegel in den Tristate-Zustand geht.
t _w	Eingangssignal-Impulsbreite.
t _S	Eingangs-Vorbereitungszeit. Es ist die Zeit, um die die Daten eher anliegen müssen, als der Taktimpuls kommt.
t _H	Eingangs-Haltezeit. Es ist die Zeit, während der die Daten noch anliegen müssen, nachdem der Taktimpuls gekommen ist.
t _{REM}	Vorbereitungszeit für den Takt. Es ist die Zeit, die zwi- schen Wegnahme von irgendwelchen Lösch- oder Frei- gabesignalen und dem Eintreffen des Taktimpulses mindestens erforderlich ist. Sie wird manchmal auch als Erholungszeit bezeichnet.
t _r	Anstiegszeit des Eingangssignals.
^t f	Abfallzeit des Eingangssignals.
^t TLH	Anstiegszeit des Ausgangs (Übergang von L nach H).
t _{THL}	Abfallzeit des Ausgangs (Übergang von H nach L).




Übertragungsverzögerung




Kurvenform des Eingangsimpulses



Kurvenläufe der Vorbereitungs- und Haltezeit



Kurvenverlauf der Erholungszeit



Kurvenformen bei Freigabe und Speiren des Tristate-Ausgangs


Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	•c
Lagerungstemperatur T _{stg}	65 bis +150	•c


Elektrische Eigenschaften bei T_A = 25 °C

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
		5,0	-	0	0,05	
Ausgangsspannung V _{OL}		10	- 1	0	0,05	V
		15	-	0	0,05	
		5,0	4,95	5,0		
Ausgangsspannung V _{OH}		10	9,95	10		l v
		15	14,95	15	-	
		5,0	_	2,25	1,0	1
Eingangsspannung V _{IL}		10	- 1	4,50	2,0	v
		15	-	6,75	2,5	
		5,0	4,0	2,75	_	
Eingangsspannung V _{IH}		10	8,0	5,50		v
		15	12,5	8,25		
Ausgangsstrom IOH	V _{OH} = 2,5 V	5,0	0,8	1,7	_	
	V _{OH} = 4,6 V	5,0	0,16	0,36		
	V _{OH} = 9,5 V	10	0,4	-0,9	-	mA
	V _{OH} = 13,5 V	15	1,2	3,5	-	
Ausgangsstrom I _{OI}	V _{OL} = 0,4 V	5.0	0,44	0,88	_	
	V _{OL} = 0.5 V	10	1,1	2,25	_	mA
	V _{OL} = 1,5 V	15	3,0	8,8	-	
Ruhestrom I _{DD}		5,0	-	0,0005	1,0	
		10	_	0,0010	2,0	μA
		15	1 -	0,0015	4,0	1

4000



Typische Strom- und Spannungsübertragung




Typische Spannungsübertragung

Spezifische Daten	VDD	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazitāt C _{IN}	-	-	5,0	7,5	pF

Schaitverhalten bei C_L = 50 pF und T_A = 25°C

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	 180 90 65	360 180 130	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15	 100 50 40	200 100 80	ns
Verzögerungszeit t _{PLH} , t _{PHL}	5,0 10 15	 115 55 40	230 110 80	ns





Vier NOR-Gatter mit je 2 Eingängen

Allgemeine Betriebskenngrößen

4001

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis +18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	•c
Lagerungstemperatur T _{stg}	65 bis + 150	•C

Elektrische Eigenschaften bei T_A = 25 °C


Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	-	v
Eingangsspannu ng V _{IL}		5,0 10 15	-	2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	-	v
V _{OH} V _{OH}	≖ 2,5 V = 4,6 V = 9,5 V ≖ 13,5 V	5,0 5,0 10 15	2,1 0,44 1,1 3,0	4,2 0,88 2,25 8,8	-	mA
vo	ι = 0,4 V ι = 0,5 V ι = 1,5 V	5,0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DD}		5,0 10 15	-	0,0005 0,0010 0,0015	1,0 2,0 4,0	μΑ

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15		±0,00001	±0,3	μA
Eingangskapazität C _{IN}		_	5,0	7,5	pF

Schaltverhalten bei $C_{\!\scriptscriptstyle L}=50~\text{pF}$ und $T_{\!\scriptscriptstyle A}=25^\circ\text{C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15	-	100 50 40	250 100 80	ns
Vərzögərungszəit t _{PLH} , t _{PHL}	5,0 10 15		125 50 40	250 100 80	ns

Anschlußbelegung



$$\frac{1}{2}$$

$$\frac{1}$$

Zwei NOR-Gatter mit je 4 Eingängen 4002

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis + 18	v
Eingangsspannung V _{IN}	—0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	-40 bis + 85	°C
Lagerungstemperatur T _{stg}	65 bis + 150	°C

Elektrische Eigenschaften bei $T_A = 25$ °C


Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	-	v
Eingangsspannung V _{IL}		5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25		v
v, v,	_{DH} = 2,5 V _{DH} = 4,6 V _{DH} = 9,5 V _{DH} = 13,5 V	5,0 5,0 10 15	2,1 0,44 1,1 3,0	4,2 0,88 2,25 8,8		mA
	V _{OL} = 0,4 V V _{OL} = 0,5 V V _{OL} = 1,5 V	5.0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DD}		5,0 10 15		0,0005 0,0010 0,0015	1,0 2,0 4,0	μΑ


Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazität C _{IN}			5,0	7,5	pF

Schaltverhalten bei C_L = 50 pF und T_A = 25°C

Ausgangsanstiegszeit t _{TLH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15	- - -	100 50 40	200 100 80	ns
Verzögerungszeit t _{PLH} , t _{PHL}	5,0 10 15	-	160 65 50	300 130 100	nş








4008

4 Bit Binär-Volladdierer

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Ruhestrom I _{DD}	5,0 10 15		0,0005 0,0010 0,0015	1,0 2,0 4,0	μA
Eingangsstrom (_{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazitāt C _{IN}	_		5,0	7,5	pF

Schaltverhalten bei $C_L = 50 \text{ pF}$ und $T_A = 25^{\circ}\text{C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15		180 90 65	360 180 130	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Verzōgerungszeit t _{PLH} , t _{PHL}	5,0 10 15	-	115 55 40	200 110 85	ns



```
4011 Vier NAND-Gatter mit je 2 Eingängen
```

4012 Zwei NAND-Gatter mit je 4 Eingängen

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis +18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	°C
Lagerungstemperatur T _{stg}	65 bis + 150	°C


Elektrische Eigenschaften bei T_A = 25 °C


Spezifische Daten		V_{DD}	min.	typ.	max.	Einh.
		5,0	_	0	0,05	
Ausgangsspannung V _{OL}		10	—	0	0,05	v
		15	-	0	0,05	
		5,0	4,95	5,0	-	
Ausgangsspannung V _{OH}		10	9,95	10	_	v
		15	14,95	15	-	
		5,0	_	2,25	1,0	
Eingangsspannung V _{IL}		10	_	4,50	3,0	v
		15	-	6,75	4,0	
		5,0	3,5	2,75	_	
Eingangsspannung V _{IH}		10	7,0	5,50		V V
		15	11,0	8,25	-	Į
Ausgangsstrom IOH	V _{OH} = 2,5 V	5,0	2,1	-4,2	_	
	V _{OH} ≃ 4,6 V	5,0	0,44	0,88	-	
	V _{OH} = 9,5 V	10	1,1	-2,25	-	mA
	V _{OH} ≃ 13,5 V	15	3,0	8,8	-	
Ausgangsstrom IOL	V _{OL} = 0,4 V	5,0	0,44	0,88	_	
	V _{OL} = 0,5 V	10	1,1	2,25	-	mA
	V _{OL} = 1,5 V	15	3,0	8,8		
Ruhestrom IDD		5,0		0,0005	1,0	
		10		0,0010	2,0	μA
		15		0,0015	4,0	


Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazität C _{IN}	-	_	5,0	7,5	pF

Schaltverhalten bei C_L = 50 pF und T_A = 25°C

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	-	100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Verzõgerungszeit t _{PLH} , t _{PHL}	5,0 10 15	 _	125 50 40	250 100 80	ns









4011

Anschlußbelegung





4013 Zwei D-Flipflops

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	-0,5 bis V _{DD} + 0,5	v
Leckstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	- 40 bis + 85	°C
Lagerungstemperatur T _{stg}	-65 bis + 150	۰c

Elektrische Eigenschaften bei $T_A = 25 \degree C$

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15	- - -	0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	- - -	v
Eingangsspannung V _{iL}		5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{iH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	-	v
Ausgangsstrom I _{OH}	V _{OH} = 2,5 V V _{OH} = 4,6 V V _{OH} = 9,5 V V _{OH} = 13,5 V	5,0 5,0 10 15	-2,1 -0,44 -1,1 -3,0	-4,2 -0,88 2,25 -8,8		mA
Ausgangsstrom i _{OL}	$V_{OL} = 0.4 V$ $V_{OL} = 0.5 V$ $V_{OL} = 1.5 V$	5,0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DD}		5,0 10 15		0,002 0,004 0,006	4,0 8,0 16	μΑ

Spezifische Daten	V _{DD}	mín.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	± 0,00 00 1	± 0,3	μA
Eingangskapazītāt C _{IN}	-	-	5,0	7,5	pF
Tristate Reststrom In	15	-	-	-	μΑ

Schaltverhalten bei C_L = 50 pF und T_A = 25 $^{\circ}$ C

	- · · · · · · · · · · · · · · · · · · ·	T			
A	5,0	-	100 50	200 100	
Ausgangsanstiegszeit t _{TLH}	10 15	-	50 40	80	ns
				00	
	5,0	-	100	200	
Ausgangsabfallszeit t _{THL}	10	-	50	100	ns
	15	-	40	80	
	5,0	_	2,0	4,0	
Taktfrequenz f _{el}	10	_	2,0 5,0	10	MHz
Takin equera id	15	-	7,0	14	
			· ·····.		
	5,0	125	250	-	
Taktimpulsbreite t _{WL} , t _{WH}	10	50	100	-	ns
	15	35	70	-	
	5,0	-	_	15	
Taktimpulsanstiegs- und Abfallszeit t_{THL}, t_{TLH}	10	-	-	5,0	μs
	15	-	-	4,0	
	5,0				
Vorbereitungszeit t _{su}	10	-	20 10	40 20	ns
vorberendrigszen (su	15		7,5	15	ns
			1,0		
	5,0	20	40	-	
Haltezeit t _h	10	10	20	-	ns
	15	7,5	15	-	
	5,0	125	250	_	
Setimpulsbreite twL	10	50	100	-	ns
	15	35	70	-	
				<u> </u>	
Description of the second second	5,0	125	250	-	
Resetimpulsbreite t _{WH}	10 15	50	100 70	-	ns
	1 15	35	/0	-	1

Spezifische Daten	V _{DO}	min.	typ.	max.	Einh.
Verzögerungszeit t _{PLH} , t _{PHL} auf Q takten	5,0	-	175	350	
	10 15	-	75 50	150 100	ns
Verzögerungszeit t _{PHL} , t _{PHL} auf Q setzen	5,0	-	175	350	
	10 15	-	75 50	150 100	ns
Verzögerungszeit t _{PHL} , t _{PHL} , auf Q zurücksetzen	5,0	-	350	450	<u> </u>
	10 15	-	100 75	200 150	


Wahrheitstabelle


	Eingänge			Ausg	änge	
Takt	Daten	Reset	Set	٩	ā	
	0	0	o	o	1	
	1	0	0	1	0	
\sim	x	o	0	NC		
x	x	1	0	0	1	
x	x	0	1	1	0	
x	x	1	1	1	1	

X = irrelevant

NC = kein Wechsel

Anschlußbelegung







Der Johnson Dezimalzähler Teiler enthält 10 dezimal codierte Ausgänge und einen Ubertragsausgang. Der Zähler Teiler ist selbststartend und kann mit 0·1·Flanken sowie 1·0·Flanken angesteuert werden.

Dabei kann der jeweils unbenutzte Eingang zum sperrren des Zähl-/Teil-Vorgangs eingesetzt werden.

Wahrheitstabelle



Zeitdingramm



υ _{DD}	-	315 V
• <u>u</u>	-	-40+85 °C
1 _{CP}	-	013,8 MHz
,	=	0,4 👞
I _{DDmax}	=	50 µA
	<u>f</u> _{CP} Iq L	f _{CP} =

4019 Vierfach 2-Kanal-Multiplexer/Demultiplexer

Elektrische Eigenschaften bei T_A = 25 °C


Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}	5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}	5,0 10 15	4,95 9,95 14,95	5,0 10 15	-	v
Eingangsspannung V _{IL}	5,0 10 15	-	2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}	5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25		v
Ausgangsstrom I _{OH} $V_{OH} = 2.5$ $V_{OH} = 4.6$ $V_{OH} = 9.5$ $V_{OH} = 13.5$	V 5,0 V 10	-2,1 -0,44 -1,1 3,0	4,2 0.88 2,25 8,8		mA
Ausgangsstrom i_{OL} $V_{OL} = 0.4$ $V_{OL} = 0.5$ $V_{OL} = 1.5$	V 10	0,44 1,1 3.0	0,88 2,25 8,8	-	mA
Ruhestrom I _{DD}	5,0 10 15		0,0005 0,0010 0,0015	1,0 2,0 4,0	μA

Schaltverhalten bei $C_L = 50 \text{ pF}$ und $T_A = 25^{\circ}\text{C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfalizeit t _{THL}	5,0 10 15	_ _ _	100 50 40	200 100 80	ns
Verzőgerungszeit t _{PLH} , t _{PHL}	5,0 10 15		160 65 50	300 130 100	ns

Wahrheitstabelle





4023 Drei NAND-Gatter mit je 3 Eingängen

4025 Drei NOR-Gatter mit je 3 Eingängen

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh,
Versorgungsspannung V _{DD}	0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	°C
Lagerungstemperatur T _{atg}	65 bis +150	°C


Elektrische Eigenschaften bei $T_A = 25$ °C


Spezifische Daten		v_{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15	-	0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15		v
Eingangsspannung V _{IL}		5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{iH}		5,0 10 15	3,5 7,0 11,0	2,75 5, 50 8,25		v
Ausgangsstrom I _{OH}	V _{OH} = 2,5 V V _{OH} = 4,6 V V _{OH} = 9,5 V V _{OH} = 13,5 V	5,0 5,0 10 15	2,1 0,44 1,1 3,0	4,2 0,88 2,25 8,8	- - -	mA
Ausgangsstrom I _{OL}	V _{OL} ≈ 0,4 V V _{OL} ≈ 0,5 V V _{OL} ≈ 1,5 V	5.0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DD}		5,0 10 15	-	0,0005 0,0010 0,0015	1,0 2.0 4,0	μА

Spezifische Daten	VDD	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazitāt C _{IN}	-	-	5,0	7,5	pF


Schaltverhalten bei $C_{\scriptscriptstyle L}=50~pF$ und $T_{\scriptscriptstyle A}=25^{\circ}{\rm C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	-	100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15	-	100 50 40	200 100 80	ns
Verzŏgerungszeit t _{PLH} , t _{PHL}	5,0 10 15	-	160 65 50	300 130 100	ns





Anschlußbelegung



Zwei J-K-Flipflops

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	-0,5 bis V _{DD} + 0,5	v
Leckstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	- 40 bis + 85	۰c
Lagerungstemperatur T _{stg}	~65 bis + 150	۰c

Elektrische Eigenschaften bei $T_A = 25 \ ^{\circ}C$

Spezifische Daten		V _{DO}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	- - -	v
Eingangsspannun g V _{IL}		5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	- - -	v
Ausgangsstrom I _{OH}	$V_{OH} = 2,5 V$ $V_{OH} = 4,6 V$ $V_{OH} = 9,5 V$ $V_{OH} = 13,5 V$	5,0 5,0 10 15	-2,1 -0,44 -1,1 -3,0	-4,2 -0,88 -2,25 -8,8		mA
Ausgangsstrom I _{OL}	$V_{OL} = 0.4 V$ $V_{OL} = 0.5 V$ $V_{OL} = 1.5 V$	5,0 10 15	0,44 1,1 3,0	0,88 2,25 8,8	- - -	mA
Ruhestrom I _{DD}		5,0 10 15		0,002 0,004 0,006	4,0 8,0 16	μA

4027

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	± 0,00001	± 0,3	μΑ
Eingangskapazität C _{iN}	-	-	5,0	7,5	pF
Tristate Reststrom In	15	-	-	-	μΑ

Schaltverhalten bei C_L = 50 pF und T_A = 25 °C

	·····	· · · · · · · · · · · · · · · · · · ·		····	·
Ausgangsanstiegszeit t _{TLH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallszeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Taktfrequenz f _{ei}	5,0 10 15		1,5 4,5 6,5	3,0 9,0 13	MHz
Taktimpulsbreite t _{wL} , t _{wH}	5,0 10 15	165 55 38	330 110 75		ns
Taktimpulsanstiegs- und Abfallszeit t _{THL} , t _{TLH}	5,0 10 15	- - -	- - -	15 5,0 4,0	μs
Vorbereitungszeit t _{su}	5.0 10 15		70 25 17	140 50 35	ns
Haltezeit t _h	5.0 10 15	70 25 17	140 50 35		ns
Setimpulsbreite t _{ML}	5.0 10 15	125 50 35	250 100 70		ns
Resetimpulsbreite t _{wn}	5,0 10 15	125 50 35	250 100 70		ns

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
	5,0	-	175	350	
Verzögerungszeit t _{PLH} , t _{PHL} auf Q takten	10	-	75	150	ns
	15	-	50	100	
	5,0	-	175	350	
Verzögerungszeit t _{PHL} , t _{PHL} auf Q setzen	10	- 1	75	150	ns
	15	-	50	100	
ληληληληματία	5,0	-	350	450	
Verzögerungszeit t _{PHL} , t _{PHL} , auf Q zurücksetzen	10	-	100	200	1
	15	- 1	75	150	


Wahrheitstabelle


	Eing	änge				Ausgänge
Takt	J	к	s	R	Qn	Q _{n+1} Q _{n+1}
Γ.	1	x	o	0	0	1 0
<u></u>	x	0	0	0	1	1 0
	0	x	0	0	0	0 1
	x	1	0	0	1	0 1
~	1	1	0	0	Q0	$\overline{\mathbf{Q}_0}$ \mathbf{Q}_0
~_	х	x	0	0	×	NC
x	х	x	1	0	x	1 0
x	х	x	0	1	x	0 1
x	x	x	1	1	x	1 1

X = irrelevant

NC = kein Wechsel

Anschlußbelegung





4035 4 Bit Parrallel/Seriell-Schieberegister

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis +18	v
Eingangsspannung V _{IN}	0,5 bis +30	v
max. Strom I (je Eingangsanschluß)	10	mA
max. Strom I (je Ausgangsanschluß)	45	mA
Betriebstemperatur T _A	-40 bis + 85	°C
Lagerungstemperatur T _{stg}	—65 bis +150	°C

Allgemeine Hinveise


Die CMOS-Schaltung 4035 enthält ein einflankengesteuertes 4 bit Schieberegister, das über den Eingang C2(parallel enable) von Parallel- (62 = HGH) auf Serienbetrieb (62 = LOW) unschaltbar ist. Die Informationsübernabme erfolgt sovohl im Parallelbetrieb (Eingänge 1D) als auch im Serienbetrieb (Eingänge J, K) mit der 0/7 -Planke des Taktsignals om Cf. Die Schaltung ist mit einem gemeinsamen G3-Eingang (true/complement) und einem gemeinsamen Rückstelleingang R verseben.

Vehrheitstabellen

a	n	1K	C2	1Đ	Q
5	0	0	0	x	0
\$	0	1	0	x	keine Änderungen
5	1	0	0	x	۹.
5	1	1	0	x	1
5	x	X	1	1	1D
5	X	x	1	0	12
ſ	X	x	X	x	keine Änderungen

R	63	^Q _
1	t	0
1	0	1
0	1	9
0	0	5

00	Vop	
T/C	G1	11
R	03	14
J	03	(in the lateral sector)
R	Op3	112
c	Drg	D 11
P/S	Dp 1	Þ10
∨ss	Op0	Þ.
	T/C R J R C P/S	T/C Q1 R Q2 J Q3 R Dp3 C Dp2 P/3 Dp1



4043 Vierfach NOR·RS·Flip·Flop

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DO}	-0,5 bis + 18	v
Eingangsspannung V	0,5 bis V _{DO} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	- 40 bis + 85	۰c
Lagerungstemperatur T _{stg}	-65 bis + 150	°C


Schaltverhalten bei C_L = 50 ρ F und T_A = 25 °C

Ausgangsanstiegszeit t _{TUH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallszeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Taktfrequenz f _{ei}	5,0 10 15	- - -	1,8 4,5 6,0	3,6 9,0 12	MHz
Taktimpulsbreite t _{wL} , t _{wH}	5,0 10 15	130 55 40	260 110 8 0		ns
Taktimpulsanstiegs- und Abfallszeit t _{THL} , t _{TLH}	5,0 10 15			1,5 5 4	μs
Vorbereitungszeit I _{su}	5.0 10 15	- - -	110 40 25	220 40 25	ns

Vahrheits abelle

-	•		10	03
<u>°</u>	<u><u><u></u></u><u></u><u></u><u></u></u>	<u> </u>	2 C	90
I	x	Ausgänge abgetrennt	<u></u> ۲۲	RO
	•		4 🖂	so
	•		5 🗂	E
0	1	0	• -	\$1
1	1	1	, c	81
0	0	keine Änderung	• =	⊻ss
	X 1 0 1	x x 1 0 0 1 1 1	0 0 0 I AusgEnge abgetrennt 1 0 1 1 0 1 1 1	So Ba Pa Pa<

			1
	03	V00	
d	90	83	– "
c	RO	\$3	ب ر ا
-	so	NC	113
	E	52	– 12
	\$1	82	
	81	02	1 10
	vss	Q 1	b •



Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
	- 40 bis + 85	•c
Lagerungstemperatur T _{sto}	- 65 bis + 150	۰c

Elektrische Eigenschaften bei $T_A = 25 \ ^{\circ}C$

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
		5,0	-	0	0,05	
Ausgangsspannung V _{OL}		10	-	0	0,05	V V
		15	-	0	0,05	
		5,0	4,95	5	-	
Ausgangsspannung V _{OH}		10	9,95	10	-	v
		15	14,95	15	-	
		5,0	-	2,25	1,5	
Eingangsspannung V _{it}		10	-	4,50	3,0	v
		15	-	6,75	4,0	
		5,0	3,5	2,75	-	
Eingangsspannung V _{IH}		10	7,0	5,50	-	v
		15	11,0	8,25	-	
Ausgangsstrom I _{OH}	V _{OH} ≈ 2,5 V	5,0	-1,36	-3,2	_	
	V _{OH} = 4,6 V	5,0	-0,44	-1	- 1	
	V _{OH} = 9,5 V	10	-1,1	-2,6	-	mA
	V _{OH} = 13,5 V	15	-3,0	-6,8	-	
Ausgangsstrom I _{OL}	V _{OL} = 0,4 V	5,0	0,44	1	_	
	$V_{OL} = 0.5 V$	10	1,1	2,6	-	mA
	$V_{OL} = 1.5 V$	15	3,0	6.8	-	
Ruhestrom Ipp	· · · · · · · · · · · · · · · · · · ·	5,0	_	0,01	1	
		10	-	0,01	2	μA
		15	-	0,01	4	

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	± 0,00001	± 0,3	μΑ
Eingangskapazität C _{IN}	-	-	5,0	7,5	pF
Tristate Reststrom I _{TL}	15	-	± 0,0001	± 1,0	Ац

		· · · · · ·			· · · · · · · · · · · · · · · · · · ·
Ausgangsanstiegszeit t _{TUH}	5,0 10 15	-	100 50 40	200 100 80	ns
	13		40	~~~	
	5.0	_	100	200	[
Ausgangsabfallszeit t _{TD4}	10	_	50	100	ns
Ausgangsautanszen (THL	15	_	40	80	113
		L			
	5,0	-	300	600	
Verzögerungszeit t _{PLH} , t _{PHL} (Steuereingang k.)	10	-	150	300	ns
	15	-	120	240	
		·	<u>+</u>	<u> </u>	
	5,0	- 1	225	450	1
Verzögerungszeit t _{PHL} , t _{PLH} (Steuereingang k _b)	10	-	85	170	ns
	15	- 1	55	110	
and a second to the second and the second and the second second second second second second second second second				<u></u>	
	5,0	-	140	280	
Verzögerungszeit t _{PLH} , t _{PHL} (Steuereingang k _e)	10	-	50	100	ns
	15	-	40	80	
	+				
	5,0	-	190	380	
Verzögerungszeit t _{PLH} , t _{PHL} (Erweiterungseingang)	10	-	90	180	ns
	15	-	65	130	
					1
	5,0	-	80	160	
Tristate Verzögerung t_{PHZ} , t_{PLZ} , t_{PZH} , t_{PHZ} (Steuereingang k_d)	10	-	35	70	ns
	15	-	25	50	

Schaltverhalten bei $C_L = 50 \text{ pF}$ und $T_A = 25 \text{ °C}$


Betrieb des Mehrfunktionsgatters 4048

Je nach Ansteuerung der drei binären Steuerleitungen k_a , k_b und k_c können 8 verschiedene Logikfunktionen eingestellt werden, und zwar ODER, NOR, UND, NAND, ODER/UND, ODER/ NAND, UND/ODER und UND/NOR (siehe Wahrheitstabelle). Ein vierter Eingang k_d ermöglicht eine Tristate-Steuerung des Ausganges, wodurch ein Anschluß an eine gemeinsame Busleitung möglich ist. Wenn k_d high ist, wird der Ausgang freigegeben. Ist k_d low, besitzt der Ausgang eine hohe Impedanz.

Der Erweiterungseingang (Pin 15) ermöglicht dem Anwender, die Anzahl der Gattereingänge zu vergrößern. Beispielsweise können zwei 4048 zu einem Mehrfunktionsgatter mit 16 Eingängen kaskadiert werden. Wenn der Erweiterungseingang nicht verwendet wird, sollte er an Masse gelegt werden.

Ausgangs- funktion	Boole'sche Gleichung	1		ingär k _c	•	Anschluß der nichtbenutzten Eingänge an
NOR	J=A+B+C+D+E+F+G+H	0	0	0	1	V _{SS}
ODER	J=A+B+C+D+E+F+G+H	0	0	1	1	v _{ss}
ODER/UND	$J = (A+B+C+D) \cdot (E+F+G+H)$	0	1	0	1	v _{ss}
ODER/NAND	J = (A+B+C+D) · (E+F+G+H)	0	1	1	1	v _{ss}
UND	J = A·B·C·D·E·F·G·H	1	0	0	1	V _{DD}
NAND	J=A·B·C·D·E·F·G·H	1	0	1	1	V _{DD}
UND/NOR	$J = \overline{(A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)}$	1	1	0	1	V _{DD}
UND/ODER	$J = (A \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)$	1	1	1	1	V _{DD}
hochohmig		x	х	х	0	X = irrelevant

Wahrheitstabelle



4050 Sechs nichtinvertierende Puffer


Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis +18	v
Eingangsspannung V _{IN}	0,5 bis +0,30	v
max. Strom I (je Eingangsanschluß)	10	mA
max. Strom I (je Ausgangsanschluß)	45	mA
Betriebstemperatur T _A	-40 bis + 85	°C
Lagerungstemperatur T _{stg}	65 bis +150	°C

Elektrische Eigenschaften bei T_A = 25 °C

Spezifische Daten	V	00	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15	-	0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	1 1	v
Eingangsspannung V _{IL}		5,0 10 15	-	2,25 4,50 6,75	1,0 2.0 2.5	v
Eingangsspannung V _{IH}		5,0 10 15	4,0 8,0 12,5	2,75 5,50 8,25	1 1 1	v
V _{OI} V _{OI}	= 4,6 V 5 = 9,5 V	5,0 5,0 10 15	-1,25 - -1,3 -3,75	2,5 2,6 10		mA
V	o_ = 0,5 V	5,0 10 15	0,2 8,0 24	6,0 16 40	_	mA
Ruhestrom I _{DD}		5,0 10 15		0,002 0,004 0,006	4,0 8,0 16	μΑ

4049





Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	_	±0,00001	±0,3	μA
Eingangskapazitāt C _{IN}	—		10	20	рF
Tristate Reststrom In	15	-	-		μA


Schaltverhalten bei C_L = 50 pF und T_A = 25°C

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	_ _ _	100 50 40	160 80 60	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15		40 20 15	60 40 30	ns
Verzögerungszeit t _{PLH}	5.0 10 15	-	80 40 30	140 80 60	ns
Verzögerungszeit IPHL	5,0 10 15		40 20 15	80 40 30	ns

Anschlußbelegung 4049







4052 Zweifach 4-Kanal-Multiplexer/Demultiplexer

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	-0,5 bis V _{DO} +0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	
Lagerungstemperatur T _{stg}	- 65 bis + 150	°C

Allgemeine Hinveise


Die CMOS-Schaltung 4052 enthält svei mal vier atromrichtungsunabhängige Schalter (transmission gates), von denen jeveils svei durch eine 2 bit Adresse dekodiert, d.h. in den niederohmigen "EIN"-Zustand geschaltet verden. Das Sperren aller Schalter erfolgt mit BIGB am Inhibit-Eingang

Zum Schalten anderer Spannungen als der Logikspannung $\overline{U}_{DD}^{-U}_{SS}$ ist vin Speise-spannungsanschluß \overline{U}_{EE} herausgeführt, der mit dem niedrigsten Potential der zu schaltenden Spannung verhunden sein muß. Die Spannung \overline{U}_{DD} gegen \overline{U}_{EE} darf 15 Y nicht überschreiten. <u>Kormalerveise ist \overline{U}_{EE} mit \overline{U}_{SS} verbunden; \overline{U}_{EE} darf jedoch negativ gegen \overline{U}_{SS} verden.</u>

Wahrheitstahelle

61	2	1	"ElN"-Zustand fur
0	0	0	0
e	0	1	1
0	1	0	2
0	1	1	3
1	x	X	keiner
			(slle Schalter hochohmig)

Anschlußbelegung



Sechs Inverter

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	-40 bis + 85	°C
Lagerungstemperatur T _{stg}	65 bis + 150	°C

Elektrische Eigenschaften bei $T_A = 25$ °C

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	-	v
Eingangsspannung V _{IL}		5,0 10 15	_ _ _	2,25 4,50 6,75	1,0 2,0 2,5	v
Eingangsspannung V _{IH}		5,0 10 15	4,0 8,0 12,5	2,75 5,50 8,25		v
Ausgangsstrom I _{OH}	V _{OH} = 2,5 V V _{OH} = 4,6 V V _{OH} = 9,5 V V _{OH} = 13,5 V	5,0 5,0 10 15	2,1 0,44 1,1 3,0	4,2 0,88 2,25 8,8		mA
Ausgangsstrom I _{OL}	V _{OL} = 0,4 V V _{OL} = 0,5 V V _{OL} = 1,5 V	5,0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DD}		5,0 10 15	-	0,0005 0,0010 0,0015	1,0 2,0 4,0	μA


4069


Spezifische Daten	VDD	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazität C _{IN}	-	-	5,0	7,5	pF

Schaltverhalten bei C_{L} = 50 pF und T_{A} = 25 $^{\circ}\mathrm{C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	-	100 50 40	200 100 80	ns
Ausgangsabfalizeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Verzõgerungszeit t _{PLH} , t _{PHL}	5,0 10 15		65 40 30	125 75 55	ns

Anschlußbelegung





4070Vier Exklusiv-OR-Gatter mit je 2 Eingängen4077Vier Exklusiv-NOR-Gatter mit je 2 Eingängen

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	40 bis + 85	°C
Lagerungstemperatur T _{stg}	—65 bis +150	°C

Elektrische Eigenschaften bei T_A = 25 °C

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
		5,0	-	0	0,05	
Ausgangsspannung V _{OL}		10	-	0	0,05	V
		15		0	0,05	
		5,0	4,95	5,0		
Ausgangsspannung V _{OH}		10	9,95	10		v
		15	14,95	15		
		5,0	_	2.25	1,5	
Eingangsspannung V _{it}		10		4,50	3,0	v
		15	-	6,75	4,0	
		5,0	3,5	2,75		-
Eingangsspannung V _{IH}	1	10	7,0	5,50	-	v
		15	11,0	8,25	-	
Ausgangsstrom I _{OH}	V _{OH} = 2,5 V	5,0	-2,1	-4.2	_	1
5 5 6.	V _{OH} = 4,6 V	5,0	-0,44	-0,88	-	
	V _{OH} = 9,5 V	10	-1,1	-2,25	_	mA
	V _{OH} = 13,5 V	15	3,0	8,8		
Ausgangsstrom I _{OI}	V _{OL} = 0,4 V	5,0	0,44	0.88	_	1
02	$V_{DL} = 0.5 V$	10	1,1	2,25		mA
	V _{OL} = 1,5 V	15	3.0	8,8		
Ruhestrom I _{DD}		5,0	-	0,0005	1.0	+
	1	10	_	0,0010	2,0	μΑ
		15	-	0,0015	4.0	1


Spezifische Daten	VDD	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	±0,00001	±0,3	μA
Eingangskapazitát C _{IN}	-	-	5,0	7,5	pF

Schaltverhalten bei C_L = 50 pF und T_A = 25 $^{\circ}\mathrm{C}$

Ausgangsanstiegszeit t _{TLH}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Verzōgerungszeit (_{РЦН} , (рн	5,0 10 15	- - -	175 75 50	350 150 100	ns


Anschlußbelegung 4070


 $\frac{1}{2} = 1$ $\frac{1}{2} = 1$



Anschlußbelegung

4077





Vier OR-Gatter mit je 2 Eingängen
Zwei OR-Gatter mit je 4 Eingängen
Drei AND-Gatter mit je 3 Eingängen
Drei OR-Gatter mit je 3 Eingängen
Vier AND-Gatter mit je 2 Eingängen
Zwei AND-Gatter mit je 4 Eingängen

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis +18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschlu8)	10	mA
Betriebstemperatur T _A	40 bis + 85	°C
Lagerungstemperatur T _{stg}	65 bis + 150	•c

Elektrische Eigenschaften bei $T_A = 25$ °C

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}	5,0 10 15		0 0 0	0, 05 0,05 0,05	v
Ausgangsspannung V _{OH}	5,0 10 15	4,95 9,95 14,95	5,0 10 15		v
Eingangsspannung V _{IL}	5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}	5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	=	v
Ausgangsstrom I_{OH} $V_{OH} = V_{OH} = V_{OH} = V_{OH} = 1$	4,6 V 5,0 9,5 V 10	2,1 0,44 1,1 3,0	4,2 0,88 2,25 8,8		mA
Ausgangsstrom I _{OL} V _{OL} =	0,5 V 10	0,44 1,1 3,0	0,88 2,25 8,8	-	mA
Ruhestrom I _{DD}	5,0 10 15		0,0005 0,0010 0,0015	1,0 2,0 4,0	μA


Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom 1 _{IN}	15	_	±0,00001	±0,3	μA
Eingangskapazitāt C _{IN}	-	-	5,0	7,5	pF


Schaltverhalten bei C_L = 50 pF und T_{A} = 25°C

Ausgangsanstiegszeit t _{TLH}	5,0 10 15	 100 50 40	200 100 80	ns
Ausgangsabfallzeit t _{TML}	5,0 10 15	 100 50 40	200 100 80	ns
Verzögerungszeit t _{PLH} , t _{PHL}	5,0 10 15	 160 65 50	300 130 100	ns

Anschlußbelegung

4071







Anschlußbelegung


4072






















4093

ELECTRICAL CHARACTERISTICS

		VDD Tiow* 25°C Ty		VDD	25°C			igh [*]		
Characteristic	Symbol	Vde	Min	Max	Min	Тур	Мах	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
Vin = VDD or 0		10	-	0.05	-	0	0.05	-	0.05	
		15	-	0.05	-	0	0.05	-	0.05	
"1" Level	Voн	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
Vin = 0 or Vpp	•	10	9.95	-	9.95	10	-	9.95	-	
		15	14.95	-	14.95	15	-	14.95	-	
Input Voltage# "O" Level	VIL							1		Vdc
(Vo 4.5 or 0.5 Vdc)		5.0	-	1.5	- 1	-	1.5	- 1	1.5	
(Vo 9.0 or 1.0 Vdc)		10	-	3.0	-	-	3.0		3.0	
(Vo 13.5 or 1.5 Vdc)	-	15	- 1	4.0	-	-	4.0	- 1	4.0	
"1" Level	V _{1H}							1		1
(Vo - 0.5 or 4 5 Vdc)		5.0	3.5	-	3.5	- 1	- 1	3.5	- 1	Vde
(Vo + 1.0 or 9.0 Vdc)		10	7.0	-	7.0		- 1	7.0	-	
(Vo + 1.5 or 13.5 Vdc)		15	110	-	11.0		-	11.0	-	
Output Drive Current (AL Device)	юн				1					mAdc
(VOH - 2.5 Voc) Source	-04	5.0	-3.0	-	-2.4	-4.2	-	-1.7		
(VOH - 4.6 Voc)	1	5.0	-0.64	-	-0.51	-0.88	_	-0.36	_	
(V _{OH} = 9.5 Vdc)	1	10	-1.8		-1.3	-2.25		-0.9	_	
(VOH = 13.5 Vdc)		15	-4.2		3.4	-8.8		-2.4	-	
				<u> </u>	÷	<u> </u>	<u> </u>	<u> </u>		+
(VOL = 0.4 Vdc) Sink	I'OL	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
(VOL = 0.5 Vdc)	}	10	1.6	-	1.3	2.25	-	0.9	- 1	
(V _{OL} = 1,5 Vdc)		15	4.2	-	3.4	8.8	-	2.4	-	
Output Drive Current (CL/CP Device)	IOH		I.	I	1					mAde
(V _{OH} = 2.5 Vdc) Source		5.0	-2.5	-	-2.1	-4.2	-	-1.7	- 1	
(V _{OH} = 4.6 Vdc)	l	5.0	-0.52	-	-0.44	-0.88	- 1	-0.36	-	
(VOH = 9.5 Vdc)		10	-1.3	- 1	-1.1	-2.25	-	-0.9	-	
(V _{OH} = 13,5 Vdc)		15	-3.8	-	-3.0	-8.8	-	-2.4	-	
(VOL = 0.4 Vdc) Sink	101	5.0	0.52	-	0.44	0.88	-	0.36	-	mAdc
(VOL = 0.5 Vdc)		10	1.3	-	1.1	2.25	-	0,9	-	
(VOL = 1.5 Vdc)		15	3.6	i -	3.0	8.8	-	2.4	-	
Input Current (AL Device)	lin	15	1 -	±0.1	<u> </u>	±0.00001	±0.1		11.0	Adc
Input Current (CL/CP Device)	lin	15	<u>+</u>	±0.3	<u> </u>	±0.00001	±0.3		:1.0	u Adc
Input Capacitance	Cin		╂────		-	50	7.5			pF
(Vin = 0)	C'IN	-		· ·	-	1 30	1.3	-	-	
Quescent Current (AL Device)		5.0	+ -	0.25	-	0.0005	0.25	<u> </u>	7.5	#Adc
(Per Package)	ססי	10	1.	0.50	1 -	0.0005	0.25	1		PAGE
srer rackager	l l	15		1.00	1 -	0.0015		1 2	15 30	
			+				1.00			ļ
Quiescent Current (CL/CP Device)	100	5.0	-	1.0	-	0.0005	1.0	-	7.5	Adc
(Per Package)		10	-	2.0	-	0.0010	2.0	-	15	
		15		4.0		0.0015	4.0	-	30	L
Total Supply Current**1	די	5.0				A/kHz#				#Adc
(Dynamic plus Quiescent,	1	10	1			2.4 µA/kHz				
Per Package)		15	1		l⊤ = (;	3.6 µA/kHz	f+ipp			
(CL 50 pF on all outputs, all	1		1							4
buffers switching)										1
Hysteresis Voltage	+	5.0	0.20	0.42	0.17	0.26	0.39	0.13	0.39	Vdc
(Pine 2, 5, 9, 12, held high)	" "	10	0.29	0.65	0.25	0.38	0.60	0.20	0.60	1
		15	0.39	1.00	0.33	0.50	0.90	0.27	0.90	1
Threshold Voltage	· · · · · · · · · · · · · · · · · · ·		1	<u> </u>	· · · ·			1	t	1
(Pins 2, 5, 9, 12, held high)	VT+	5.0	1.90	4,15	1.60	2.70	4.05	1.70	4.05	Vde
Positive-Going	1 - 17	10	3.05	8.75	2.95	4.43	6.65	2.85	5.65	1
· we have solvering		15	4.12	9.15	4.02	6.03	9.05	3.92	9.05	ł
Negative-Going	V-	5.0	+		1.63			.	ŧ	Vde
Lasfariya-Rojud	VT-	10	1.63	3.76	2.70	2,44	3.66	1.53	3.66	Vac
		16					5.08	2.60	8.08	
	L	10	3.59	8.40	3.69	5.53	8.30	3.70	8.30	L.

Output Fall Time	'THL	5.0 10 15	 100 50 40	200 100 80	ns
Propagation Delay Time	¹ PLH, ¹ PHL	5.0 10 15	 125 50 40	250 100 80	nı

FIGURE 1 - SWITCHING TIME TEST CIRCUIT AND WAVE FORMS






FIGURE 2 ~ TYPICAL SCHMITT TRIGGER APPLICATIONS



Anschlußbelegung



40174

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	0,5 bis + 18	v
Eingangsspannung V _{IN}	~0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	- 40 bis + 85	•c
Lagerungstemperatur T _{stg}	-65 bis + 150	۰c

Elektrische Eigenschaften bei $T_A = 25 \text{ °C}$

Spezifische Daten		V _{DD}	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15		0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 5,95 14,95	5 10 15		v
Eingangsspannung V _{il}		5,0 10 15		2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	-	v
Ausgangsstrom I _{OH}	V _{OH} = 2.5 V V _{OH} = 4.6 V V _{OH} = 9.5 V V _{OH} = 13,5 V	5,0 5,0 10 15	-1,36 -0,44 -1,1 -3,0	-3,2 -1,0 -2,6 -6,8		mA
Ausgangsstrom I _{OL}	V _{OL} = 0,4 V V _{OL} = 0,5 V V _{OL} = 1,5 V	5,0 10 15	0.44 1,1 3,0	1,0 2,6 6,8		mA
Ruhestrom I _{DD}		5,0 10 15	- - -	0,02 0,02 0,02	4 8 16	μA

Spezifische Daten	V _{DO}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	± 0,00001	± 0,3	μA
Eingangskapazität C _{IN}	-	-	5,0	7,5	pF
Tristate Reststrom In	15	-	-	-	μA

Schaltverhalten bei CL = 50 pF und TA = 25 °C

			<u>.</u>		
Ausgangsanstiegszeitt _{n.H}	5,0 10 15		100 50 40	200 100 80	ns
Ausgangsabfallszeit t _{THL}	5,0 10 15		100 50 40	200 100 80	ns
Taktfrequenz1 _{ci}	5,0 10 15		3,5 6 8	7 12 16	MHz
Taktimpulsbreite t _{WL} , t _{WH}	5,0 10 15	65 30 20	130 60 40		ns
Taktimpulsanstiegs- und Abfallszeit t _{דאנ} , t _{דשל}	5,0 10 15	- - -	- - -	15 15 15	μS
Vorbereitungszeit t _{su}	5,0 10 15		20 10 0	40 20 10	ns
Haltezeit t _n	5,0 10 15	40 20 15	80 40 30	- - -	ns
Eingangsimpulsbreite für CLEAR t _{wL}	5,0 10 15	50 25 20	100 50 40	- - -	ns
CLEAR Erholungszeit t _{rem}	5,0 10 15		0 0 0	40 15 10	ns
Verzögerungszeit t _{PLH} , t _{PHL} (Takt zu Ausgang)	5,0 10 15	- - -	150 70 50	300 140 100	กร
<u>Verzögerungszeit t_{PHL} CLEAR zu Ausgang</u>	5,0 10 15	-	100 50 40	200 100 80	ns

Wahrheitstabelle


	Eingä	Ausgang	
Takt	D	CLEAR	Q
	o	1	0
	1	1	1
~	x	1	NC
x	x	0	0

X = irrelevant

NC = kein Wechsel

```
Funktionsbeschreibung Dieser Baustein enthält 6 flankengetriggerte D-Flipflops mit sechs Daten-Eingängen und einem gemeinsamen Takt-Eingang sowie einem gemeinsamen Lösch-Eingang.
```

Die Daten an den D-Eingängen (D_1 bis D_6) werden zu den Ausgängen (Q_1 bis Q_6) bei der positiven Flanke des Taktimpulses an Anschluß 9 übertragen, wenn sich Anschluß 1 (CLEAR) auf high befindet. Wird der CLEAR-Eingang auf low gebracht, so werden alle Flipflops auf low gesetzt, unabhängig vom Zustand des Takteinganges und der Dateneingänge.



Vierfach-D-Flipflop

Allgemeine Betriebskenngrößen

Spezifische Daten	Bereich	Einh.
Versorgungsspannung V _{DD}	-0,5 bis + 18	v
Eingangsspannung V _{IN}	0,5 bis V _{DD} + 0,5	v
max. Eingangsstrom I (je Anschluß)	10	mA
Betriebstemperatur T _A	-40 bis + 85	۰c
Lagerungstemperatur T _{stg}	- 65 bis + 150	۰c

Elektrische Eigenschaften bei $T_A = 25 \ ^{\circ}C$

Spezifische Daten		VDD	min.	typ.	max.	Einh.
Ausgangsspannung V _{OL}		5,0 10 15	- - -	0 0 0	0,05 0,05 0,05	v
Ausgangsspannung V _{OH}		5,0 10 15	4,95 9,95 14,95	5,0 10 15	- - -	v
Eingangsspannung V _{it}		5,0 10 15	- - -	2,25 4,50 6,75	1,5 3,0 4,0	v
Eingangsspannung V _{IH}		5,0 10 15	3,5 7,0 11,0	2,75 5,50 8,25	-	v
Ausgangsstrom I _{OH}	V _{OH} = 2,5 V V _{OH} = 4,6 V V _{OH} = 9,5 V V _{OH} = 13,5 V	5,0 5,0 10 15	-2,1 -0,44 -1,1 -3,0	4,2 0,88 2,25 8,8		mA
Ausgangsstrom I _{OL}	V _{OL} = 0,4 V V _{OL} = 0,5 V V _{OL} = 1,5 V	5,0 10 15	0,44 1,1 3,0	0,88 2,25 8,8		mA
Ruhestrom I _{DO}		5,0 10 15		0,005 0,010 0,015	20 40 80	μA

4174

Spezifische Daten	V _{DD}	min.	typ.	max.	Einh.
Eingangsstrom I _{IN}	15	-	± 0,00001	± 0,3	μА
Eingangskapazitāt C _{IN}	-	-	5	7,5	рF
Tristate Reststrom I_{T_L}	15	-	-	-	Ац

Schaltverhalten bei C_L = 50 pF und T_A = 25 °C

	T	r	T	T	r
Augustossationsatit	5,0 10	-	100 50	200 100	ns
Ausgangsanstiegszeit t _{TLH}	10	_	40	80	ns
	5,0	-	100	200	•
Ausgangsabfallszeit t _{THL}	10	-	50	100	ns
	15	-	40	80	
	5.0			7.0	
Telefinguent	5,0 10	_	2,0 5,0	7,0	MHz
Taktfrequenz f _d	15	_	6,5	15,5	MILZ
		_	0,5	10,0	
	5,0	75	150	-	
Taktimpulsbreite t _{wL} , t _{wH}	10	45	90	-	ns
	15	35	70	-	
	5,0		_	15	
Taktimpulsanstiegs- und Abfallszeit t_{THL} , t_{TLH}	10	_	_	5	μs
Taktinipulsanstiegs" und Autanszen titHL, tilH	15	_		4	μs
	+				
	5,0	-	20	40	
Vorbereitungszeit t _{su}	10	-	10	20	ns
	15	-	0	15	
	5,0	40	80	_	
Haltezeit t,	10	20	40		ns
т	15	15	30	-	
			<u> </u>	1	ļ
	5,0	125	250	-	
Reset Erholungszeit t _{zem}	10	50	100	-	ns
	15	40	80	-	
	5,0	100	200	-	
Resetimpulsbreite two	10	50	100	-	ns
···-	15	40	80	-	l

Wahrheitstabelle


	Eingäng	Ausgang	
Takt	Daten	Reset	٩
	o	1	0
	1	1	1
	x	1	NC
x	x	0	0


X = irrelevant NC = kein Wechsel

Funktionsbeschreibung Bei normalem Betrieb muß Anschluß 1 auf high liegen. Zu speichernde Daten werden den D-Eingängen zugeführt. Bei der positiven Flanke des Taktes werden die Informationen an den D-Eingängen intern gespeichert und erscheinen an den entsprechenden Q-Ausgängen.

Wird Anschluß 1 auf Masse gelegt, gehen alle Ausgänge in den low-Zustand.

Dieser Baustein wird zur gleichzeitigen Speicherung von sechs Informationsbits verwendet.





4510 BCD-Vor/Rückwärts-Zähler

ELECTRICAL CHARACTERISTICS

		VDO	Τ _t	~**		25°C		Th	igh	
Characteristic	Symbol	Vec	Min	Мах	Min	Тур	Max	Min	Мах	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
Vin * VDD or 0		10	- 1	0.05	-	0	0.05	- 1	0,05	
		15	-	0.05	-	0	0.05	-	0.05	1
"1" Level	∨он	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
V _{in} = 0 or V _{DD}		10	9.95	-	9.95	10	-	9.95	-	1
		15	14.95		14.95	15	-	14.95	-	
Input Voltage# "0" Lave									[Vdc
(Vo * 4.5 or 0.5 Vdc)		5.0	- 1	1.5	-	2.25	1.5	-	1.5	
(Vo = 9.0 or 1.0 Vdc)		10	-	3.0	- 1	4.50	3.0	1 -	3.0	
(Vo = 13.5 or 1.5 Vdc)	L	15	-	4.0	-	6.75	4.0	-	4.0	
"1" Leve	I VIH					1				
(Vo = 0.5 or 4.5 Vdc)		5.0	3.5	- 1	3.5	2.75	-	3.5	-	Vdc
(Vo = 1.0 or 9.0 Vdc)		10	7.0	-	7.0	5.50	- 1	7.0	-	
(Vo = 1.5 or 13.5 Vdc)	1	15	11.0	- 1	11.0	8.25	-	11.0	-	
Output Drive Current (AL Device)	ЮН	[mAdc
(VOH = 2.5 Vdc) Source		5.0	-1.2	- 1	-1.0	-1.7	-	-0.7	- 1	
(VOH = 4.6 Vdc)	1	5.0	-0.25	- 1	-0.2	-0.36	- 1	-0.14	-	1
(VOH = 9.5 Vdc)		10	0.62	-	-0.5	-0.9	-	-0.35	-	
(V _{OH} = 13.5 Vdc)		15	-1.8	-	-1.5	-3.5		-1.1	-	
(VOL = 0.4 Volc) Sink	10L	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
(VOL = 0.5 Vdc)		10	1.6	- 1	1.3	2.25	-	0.9	-	
(VOL = 1.5 Vdc).		15	4.2	-	3.4	8.8	-	2.4	-	1
Output Drive Current (CL/CP Device)	юн		1	1		1	1			mAde
(VOH = 2.5 Vdc) Source		5.0	-1.0	- 1	-0.8	-1.7	-	-0.6	-	1
(VOH = 4.6 Vdc)	1	5.0	-0.2	- 1	-0.16	-0.36	-	-0.12	-	1
(VOH = 9.5 Vdc)		10	-0.5	-	-0.4	-0.9	-	-0.3	-	1
(VOH = 13.5 Vdc)		15	-1.4	-	-1.2	-3.5	~	-1.0	-	1
(VOL = 0.4 Vdc) Sink	101	5.0	0.52	-	0.44	0.88	_	0.36	-	mAde
(VOL = 0.6 Vdc)	1 00	10	1.3	- 1	1.1	2.25	-	0.9	- 1	ł
(VOL = 1.5 Vdc)		15	3.6	- 1	3.0	8.8	-	2.4	- 1	1
Input Current (AL Device)	lin	15	-	±0.1	<u> </u>	±0.00001	±0.1		110	μAde
Input Current (CL/CP Device)	lin	15		±03		±0.00001	10.3		11.0	HAde
Input Capacitance				÷		5.0	7.5			DF
(V _{in} = 0)	Cin	-	-	-	-	5.0	1.5	-	-	pr
Quiescent Current (AL Device)	100	5.0	-	5.0	-	0.005	5.0	-	150	µAdc
(Per Package)	1	10	- 1	10	-	0.010	10	-	300	1
	1	15	-	20	-	0.015	20		600	1
Quiescent Current (CL/CP Device)	100	5.0	-	20	-	0.005	20	-	150	#Adc
(Per Package)		10	- 1	40	- 1	0.010	40	-	300	
-		15	-	80	- 1	0.015	80	-	600	1
Total Supply Current**1	IT	5.0		•	17 = (0	58 µA/kHz	It+ les			#Adc
(Dynamic plus Quiescent,		10	$I_T = (0.58 \ \mu A/kHz) f + I_{OD}$ $I_T = (1.2 \ \mu A/kHz) f + I_{DD}$						1	
Per Package}		15	1			1.7 µA/kHz				1
ICL = 50 pF on all outputs, all		-	1		., .		20			1
buffers switching)	1									1

TRUTH TABLE


	UP/DOWN	PRESET ENABLE	RESET	ACTION
1	×	0	0	No Count
0	1	0	0	Count Up
0	0	0	0	Count Down
×	×	1	0	Preset
×	×	X	1	Reset


X = Don't Care


SWITCHING CHARACTERISTICS (CL = 50 pF, TA = 25°C)

				All Types		
Characteristic	Symbol	VDD	Min	Тур	Mex	Unit
Output Rise Time	17LH					ns
tTLH = (3.0 m/pF) CL + 30 ms	·//LN	5.0	- 1	180	360	
tTLH + (1.5 m/pF) CL +15 ms		10	- 1	90	180	
tTLH = (1.1 ml/pF) CL + 10 m		15	-	65	130	
Output Fall Time	11HL					05
tTHL = (1.5 ns/pF) CL + 25 ns		5.0	-	100	200	
THL = (0.75 m/pF) CL + 12.5 m		10	l –	50	100	
tγμL = (0.55 ns/pF) CL + 9.5 ns		15	-	40	60	
Propagation Delay Time	TPLH.					ns
Clock to Q	1PHL					
tpLH, tpHL = (1.7 ns/pF) CL + 230 ns		5.0	-	315	630	
tPLH, tPHL = (0.66 ms/pF) CL + 97 ns		10	-	130	260	
tpLH, tpHL = (0.5 m/pF) CL + 75 m		15	<u> </u>	100	200	
Clock to Carry Out	TPLH-					05
tpLH, tpHL = (1.7 m/pF) CL + 230 ns	1PHL	5.0	-	315	630	
tpLH, tpHL = (0.56 m/pF) CL + 97 ms		10	-	130	260	
tPLH. tPHL * (0.5 ml/pF) CL + 75 ml		15	-	100	200	
Carry In to Carry Out	IPLH-					A\$
tPLH. tPHL = (1.7 ns/pF) CL + 95 ns	^t PHL	5.0	- 1	180	360	
tp_H, tpHL = (0.66 ns/pF) CL + 47 ns		10 15	- 1	80 60	160 120	
tpLH, tpHL # (0.5 ns/pF) CL + 35 ns	ļ	13	<u> </u>		120	
Preset or Reset to Q	^t PLH-					n£
tPLH, tPHL = (1.7 ns/pF) CL + 230 ns	*PHL	5.0	-	315	630	
tpLH, tpHL + (0.66 m/pF) CL + 97 ns		10	-	130	260	
TPLH, TPHL = (0.5 m/pF) CL + 75 m		15	-	100.	200	
Preset or Reset ot Carry Out	IPLH-					ńs
tPLH, tPHL = (17 ns/PF) CL + 465 ns	1PHL	5.0	-	550	1100	
tpLH, tpHL = (0.66 m/pF) CL + 192 ns		10	-	225	450 300	
tpLH, tpHL = (0.5 ŋs/pF) CL + 125 ns			-		300	
Clock Pulse Width	1WH	5.0	350	200		ns
		10	170	100	-	
		15	140	75	-	
Clock Pulse Frequency	1 _{C1}	5.0	-	3.0	1.5	MHz
		10	-	6.0	3.0	
		- 15		8.0	4.0	
Preset or Reset Removel Time**	trem	5.0	650	325	-	01
		10	230	115	-	
		15	180	90	-	
Clock Rise and Fall Time	tτLH,	5.0	-	-	15	45
	PTHL.	10	-	- 1	18	
		15	-	-	15	
Carry In Setup Time	1 tau	5.0	200	130	-	ns
	1	10	120	60	-	
		15	100	50	-	
Up/Down Setup Time	¹ au	5.0	500	250	-	ns
		10	200	100	-]
		15	178	75	-	
Preset Enable Pulse Width	т₩н	5.0	200	100	-	ns
		10	100	50	-	1
	1	15	80	40	-	


Anschlußbelegung







TIMING DIAGRAM



4511 BCD-Siebensegment-Decodierer/Treiber

ELECTRICAL	CHARACTERISTICS	(Continued)
------------	-----------------	-------------

		VDD	T _i ,	w *		25°C		Thigh		
Characteristic	Symbol	Vde	Min	Max	Min	Тур	Маж	Min	Max	Unit
Input Current (AL Device)	lin	15	-	±0.1		± 0.00001	±0.1	- 1	± 1.0	#Adc
Input Current (CL/CP Device)	lin	15	- 1	± 0.3	-	±0.00001	±0.3		±1.0	µAdc
Input Capacitance (Vin = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (AL Device) (Per Package)	^I DD	5.0 10 15	-	5.0 10 20		0.005 0.010 0.015	5.0 10 20	=	150 300 600	Adc
Quiescent Current (CL/CP Device) (Per Package)	10D	5.0 10 15	-	20 40 30	-	0.005 0.010 0.015	20 40 80	-	150 300 600	Adc
Total Supply Current**1 (Dynamic plus Quiescent Per Package) (CL + 50 pF on all outputs, all buffers switching)	iτ	5.0 10 15	iτ = [19 μΑ/kH2] f+ iDD iτ = (38 μΑ/kH2) f+ iDD iτ = (5.7 μΑ/kH2) f+ iDD						•	µAdc

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V _{DO} Vde	Min	Түр	Max	Unit
Output Rise Time					† - <u>-</u>	115
tTLH = (1.5 ns/pF) C1 + 50 ns	1.154	5.0	-	40	80	
tTLH = (0.75 m/pF) CL + 37.5 ns		10		30	60	
tTLH = (0.55 ns/pF) CL + 37.5 ns		15	-	25	50	
Output Fall Time	1THL		-		1	ns
THL = (1.5 ns/pF) CL + 50 ns		5.0	_	125	250	
tTHL = (0.75 ns/pF) CL + 37.5 ns		10	-	75	150	1
tTHL = (0.55 ns/pF) CL + 37.5 ns		15		65	130	
Dete Propagation Delay Time	tPLH		_			n
ф LH = (0.40 ns/pF) CL + 620 ns		5.0	_	640	1280	
tpLH = (0.25 ns/pF) CL + 237.5 hs		10		250	500	
τρ _{LH} = {0.20 ns/pF) CL + 165 ns		15	-	175	350	
tp HL = {1.3 ns/pF) CL + 655 ns	TPHL	5.0	-	720	1440	ns
tPHL = (0.60 ns/pF) CL + 260 ns		10	-	290	580	
ФНL = (0.35 ns/pF) CL + 182.5 ns		15	-	200	400	
Blank Propagation Delay Time	թլո		-			n
тр _{LH} = (0.30 ns/pF) C _L + 305 ns		5.0	-	600	750	
ψLH = (0.25 ns/pF) CL + 117.5 ns		10	-	200	300	
tpLH = {0.15 ns/pF} CL + 92.5 ns		15		150	220	
torus = (0.85 ns/pF) C1 + 442.5 ms	Ք HL	5.0	-	485	970	ns
PHL = (0.45 ns/pF) CL + 177.5 ns		10	-	200	400	
PHL = (0.35 ns/pF) CL + 142.5 ns		15	-	160	320	
Lamp Test Propagation Delay Time	PLH				1	10 A
ΦLH = (0.45 ns/pF) CL + 290.5 ns		5.0	-	313	625	
tp1 н = (0.25 ns/pF) CL + 112.5 ns		10	-	125	250	
tp LH = (0.20 ns/pF) CL + 80 ms		15	-	90	180	
tpHL = (1.3 ns/pF) CL + 248 ns	PHL	5.0	-	313	625	ns
tpHL = (0.45 ns/pF) CL + 102.5 ns		10	-	125	250	
ΦHL = (0.35 ns/pF) CL + 72.5 ns		15	-	90	180	
Setup Time	^t su	5.0	180	90	- 1	ns
		10	76	38	- 1	
		15	40	20		
Hold Time	th	5.0	0	-90	<u> </u>	03
		10	0	-38	-	ł
		15	0	-20	- 1	
Latch Enable Pulse Width	twL	5.0	520	260	-	ns


Wahrheitstabelle


Einginge Ausginge												Anseige		
2	G1	17	8	¥.	S	1	1A	13	£	11	1E	1F	1Ġ	
X	X O	0 1	X X	X	X	X	1	1	1	1	1	1	1	8 keine
0000	1 1 1 1	1 1 1 1	0000	0000	0 0 1 1	0 1 0 1	1 0 1 1	1 1 1	1 1 0 1	1 0 1	1 0 1 0	1 0 0	0 0 1 1	0 1 2 3
0000	1 1 1 1 1 1	1 1 1 1	0000	1 1 1 1 0	0 0 1 1 0	0 1 0 1	010111	1 0 1 1	1 1 1 1 1 1 1	0 1 1 0 1	0 0 1 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1	4 5 6 7
0000000	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 1	0 1 1 0 0 1 1	1 0 1 0 1 0		1 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	10000000	y keine keine keine keine keine
i	1	1	1 x	X	X	X	1-1-			*				*

X = Don't Care

Abhängig vom BCD-Code, der während der 0·1·Flanke an C2 an den Addresseingängen anliegt.

Anschlußbelegung und LED-Zuordnung






ELECTRICAL CHARACTERISTICS


		VDD	Tic	~*		25°C		т _h	gh	
Characteristic	Symbol	Vde	Min	Мах	Min	Түр	Мах	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05		0	0.05	-	0.05	Vdc
Vin VDD or 0		10	-	0.05	-	0	0.05	-	0.05	ļ
		15	-	0.05	-	0	0.05	~	0.05	1
"1" Level	∨он	5.0	4.95	-	4.95	5.0	-	4,95	-	Vdc
Vin • 0 or VDD	-	10	9.95	-	9.95	10	-	9.95	-	
		15	14.95	-	14.95	15	-	14.95	-	
Input Voltage# "O" Level	VIL									Vdc
(Vo = 4.5 or 0.5 Vdc)		5.0	- 1	1.5	-	2.25	1.5	-	1.5	
(Vo = 9.0 or 1.0 Vdc)		10	-	3.0	-	4.50	3.0	-	3.0	1
(Vo + 13.5 or 1.5 Vdc)		15	-	4.0	-	6.75	4.0	-	4.0	
"1" Levei	VIH									
(Vo = 0.5 or 4,5 Vdc)		5.0	3.5	-	3.5	2.75	-	3.5		Vdc
(Vo = 1.0 or 9.0 Vdc)	!	10	7.0	-	7.0	5.50	-	7.0	-	1
(Vo = 1.5 or 13.5 Vdc)		15	11.0	-	11.0	8.25	-	11.0	-	
Output Drive Current (AL Device)	Гон									mAde
(VOH = 2.5 Vdc) Source		5.0	-1.2	- 1	-1.0	-1.7	-	-0.7	-	
(VOH = 4.6 Vdc)		5.0	-0.25	-	-0.2	-0.36	-	-0.14	-	
(VOH = 9.5 Vdc)		10	-0.62	-	-0.5	-0.9	-	-0.35	-	1
(VOH = 13.5 Vdc)		15	-1.8	-	-1.5	-3.5	-	-1.1	- 1	1
(VOL = 0.4 Vdc) Sink	IOL	5.0	0.64	_	0.51	0.88	-	0.36	_	mAde
(VOL = 0.5 Vdc)	.01	10	1.6	_	1.3	2.25	-	0,9	-	1
(VOL = 1.5 Vdc)		15	4.2	-	3.4	8.8	-	2.4	_	1
Output Drive Current (CL/CP Device)	1011		<u> </u>	<u> </u>						mAdd
(VOH = 2.5 Vdc) Source	юн	5.0	-1.0	-	-0.8	-1.7	-	-0.6		1
(V _{OH} = 4.6 Vdc)		5.0	-0.2		-0.16	-0.36	-	-0.12	1	1
(VOH = 9.5 Vdc)		10	-0.5	-	-0.4	-0.9	-	-0.3		1
(V _{OH} = 13.5 Vdc)		15	-1.4		-1.2	-3.5	-	-1.0		
••••		5.0	0.52		0.44	0.88	_		}	
(VOL = 0.4 Vdc) Sink	10L	10		1	1.1	2.25	-	0.36	-	mAde
(VOL = 0.5 Vdc)		15	1.3	-	3.0	8.8	_	2.4	-	
(VOL # 1,5 Vdc)				-						ļ
Input Current (AL Device)	lin	15		±0.1	-	±0.00001	±0.1	-	±10	µAdc
Input Current (CL/CP Device)	lin	15	1 -	± 0.3	-	±0.00001	±0,3	-	± 1.0	µAd¢
Input Capacitance	Cin	-	- 1	-	-	5.0	7.5	-	-	pF
(V _{in} = 0)			1	1	1	1				
Quiescent Current (AL Device)	100	5.0	- 1	5.0	-	0.005	5.0	-	150	Add
(Per Package)		10	-	10	-	0.010	10	-	300	
-	}	15	-	20	- 1	0.015	20	-	600	
Quiescent Current (CL/CP Device)	100	5.0		20		0.005	20		150	μAde
(Per Package)	.00	10	1 -	40	1 I .	0.000	40	1 2	300	1
		15		80		0.015	80	1 -	500	1
Total Supply Current**1	Iт	5.0	+	1 00	<u> </u>			1	1 000	+
{Dynamic plus Quincent,	דין	10	1		1 7 - 10	.58 µA/kHa	001)		µAde
(Dynamic plus Guillicent, Per Package)		•	1			1.2 µA/kHz				1
(Ct = 50 pF on all outputs, all		15	1		iπ = (1.7 µA/kHz	00 + 1			1
ICE - SU Prion an outputs, an	1	1	1							I

TRUTH TABLE

	UP/DOWN	PRESET ENABLE	RESET	ACTION
1	×	0	0	No Count
0	1	0	0	Count Up
0	0	0	0	Count Down
×	×	1	0	Preset
×	×	×	1	Resat

X = Don't Care





4527 BCD-Frequenz-Betrags-Multiplizierer


Cheracteristic	Symbol	VDO	Min	Тур	Mex	Unit
Output Rise Time	TTLH					s
t _{TLH} = (3.0 ns/pF) CL + 30 ms		5.0	-	180	360	
цгін = (1.5 ms/pF) Сі + 15 ms	1	10	- 1	90	180	
tTLH = (1.1 ns/pF) CL + 10 ms		15	-	65	130	
Dutput Fall Time	TTHL				1	ns I
tтнL = (1,5 ns/pF) CL + 25 ns		5.0	-	100	200	
tTHL = (0.75 ns/pF) CL + 12.5 ns		10	-	50	100	1
tTHL = (0.55 ns/pF) CL + 9.5 ns		15	-	40	80	
Propagation Delay Time	PHL.			1	T	ns
Clock to Out	TPHL	1				
tpLH_ tpHL = (1.7 ns/pF) CL + 115 ns		5.0	- 1	200	400	1
tPLH_ tPHL = (0.66 ns/pF) CL + 67 ns	1	10	- 1	100	200	1
tpLH, tpHL = (0.5 ns/pF) CL + 45 ns		15	-	70	140	ł
Clock to Out	TPLH.		t	1		ns
tPLH_ tPHL = (1.7 ms/pF) CL + 40 ms	TPHL	5.0	-	125	250	
tpLH . tpHL = (0.66 ns/pF) CL + 32 ns	- The	10	_	65	130	
tp_H_tpH_ = (0.5 ns/pF) C_ + 20 ns	1	15	-	45	90	
Clock to Equit	10	+	+	<u> </u>	+	ns.
tpLH_ tpHL = (1.7 ns/pF) CL + 210 ns	TPLH,	5.0	-	295	590	1
tpLH, tpHL = (0.66 ns/pF) CL + 97 ns	ΨΗL	10	-	130	260	ļ
tp[H] tpH[= (0.5 ms/pF) C[+ 60 ms		15	-	85	170	1
			L			
Clock to "9"	TPLH,	1				ns
tPLH, tPHL = (1.7 ns/pF) CL + 315 ns	10HL	5.0	- 1	400	800	
tpLH, tpHL = (0.68 ns/pF) CL + 122 ns		10	1 -	155	310	
tpLH, tpHL = {0.5 ms/pF} CL + 85 ms		15	-	110	220	
Set or Clear to Out	PHL					.
•۳PHL = (1.7 ns/pF) CL + 295 ns	_	5.0	-	389	760	
tpHL = {0,66 ns/pF} CL + 132 ns		10	-	165	330	
tpң (0.5 ns/pF) С (+85 ns		15	- 1	110	220	
Cascade to Out	PLH		1		1	ns
tpHL = (1.7 ns/pF) CL + 40 ns	7 6.17	5.0	- 1	125	250	
tpHL = (0.66 ns/pF) CL + 32 ns		10	- 1	65	130	1
tpHL = (0.5 ms/pF) CL + 20 ns	}	15	-	45	90	1
Strobe to Out						ns
tpHL = (1.7 ns/pF) CL + 145 ns	PLH	5.0	_	230	260	
tpHL = (0.66 ns/pF) CL + 72 ns		10	1 -	105	210	
tpHL = (0.5 ns/pF) CL + 45 ns		15		70	140	1
			-			
Clock Pulse Width	twh	5.0	500	250	-	ns
		10	200	110	-	1
			+	+		+
Stock Pulse Frequency	fci	5.0	-	2.0	1.2	MHz
		10	1 -	4.5	2.5	
······		15	<u> </u>	8.0	3.5	
Clock Pulse Rise and Fall Time	ЧТLН,	5.0	-	-	15	<u></u> дв
	тнс	10	-	-	15	
		15	-	-	15	
ert or Clear Pulse Width	twH	5.0	240	80	-	£17
	1	10	100	35	1 -	
		15	75	30	-	1
Set Removal Time	trem	5.0	0	- 20		05
	'rem	10	o	-10	1 -	
	1	15	o	-7.5	1 -	
Enable In Setup Time		+	· · · · · · · · · · · · · · · · · · ·			+
inacie in Setup Lime	հա	5.0	400	175	-	ns
		1 10		60	-	

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)


Γ							•••				OUT	PUT	
						INPUTS				NUN	ABER (OF PUL	SES
0	c	в		No. of Clock Pulses	Ēin	STROBE	CASCADE	CLEAR	SET	ουτ	OUT	Eout	9
8	00	00	0 1	10 10	0	0	0	00	0	0	0	1	1
00000	0 0 1 1	1 1 0 0 1	01010	10 10 10 10 10	00000	00000	0 0 0 0	00000	00000	23456	2 3 4 5 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
01111	10000	1 0 0 1 1	10101	10 10 10 10 10	00000	00000	000000000000000000000000000000000000000	00000	00000	7 9 8 9	7 8 9 8 9	1 1 1 1	1 1 1 1
1 1 1 1 X	1 1 1 1 X	0 0 1 1 X	0101X	10 10 10 10 10	0 0 0 1	000000	0 0 0 0	00000	00000	8 9 8 9	8 9 8 9 -	1 1 1 -	1 1 1 -
X X 1 0 X	XXXXX	×××××	XXXXX	10 10 10 10 10	00000	1 0 0 0	0 1 0 0 0	0 0 1 1 0	0 0 0 1	01 10 00	100011	1 1 1 0	1 001


TRUTH TABLE

X = Don't Care



Beispiel






4530 Zwei Majoritäts-Gatter

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time	1TLH		T		1	10
tTLH = (3.0 ns/pF) CL + 30 ns	_	5.0	-	180	360	1
tTLH = (1.5 ns/pF) CL + 15 ns		10	-	90	180	1
tTLH = (1.1 ns/pF) CL + 10 ns		15	- 1	65	130	
Output Fall Time	1THL				1	/ 115
tTHL = (1.5 ns/pF) CL + 25 ns		5.0	- 1	100	200	}
tTHL = (0.75 ns/pF) CL + 12.5 ns		10	- 1	50	100	
tTHL = (0.55 ns/pF) CL + 9.5 ns		15		40	80	
Propagation Delay Time	1PLH		1			ns.
A, C, W = V _{DD} ; B, E = Gnd; D = Pulse Generator		1				
tpLH = (1.7 ns/pF) CL + 290 ns		5.0	- 1	375	960	
^t PLH = {0.66 ns/pF} CL + 127 ns		10	-	160	400	
tpLH = (0.5 ns/pF) CL + 85 ns		15	-	110	300	
tpHL = (1.7 ns/pF) CL + 345 ns	1PHL	5.0	- 1	430	1200	ns
tpHL = (0.66 ns/pF) CL + 162 ns		10	- 1	195	540	1
tpHL = (0.5 ns/pF) CL + 95 ns		15		120	410	ł
A, B, C, D, E = Puise Generator; W = VDD	1PLH	[^ 5
tpLH = (1.7 ns/pF) CL + 170 ns		5.0	-	255	640	
tega # (೧೯೮೯ ೧೯೭೦) ೯೯೮ ನ		10	-	120	300	
tp_H = (0.5 ns/pf) C_ + 60 m		15	-	85	210	
tPHL = (1.7 ns/pF) CL + 195 ns	TPHL	5.0	-	280	750	ns
tpHL = (0.66 ns/pF) CL + 92 ns		10	-	125	330	
tpHL = (0.5 ns/pF) CL + 75 ns	1	15	-	100	250	
A, B, C, D, E = Gnd; W = Pulse Generator	ΨLH.				T	ាន
tPHL, tPLH = (1.7 ns/pF) CL + 145 ns	1PHL	5.0	-	230	575	1
tPHL tPLH = (0.66 ns/pF) CL + 72 ns		10	-	105	265	
tpHL, tpLH = (0.5 ns/pF) CL + 50 ns	1	15	- 1	75	190	1


SWITCHING CHARACTERISTICS* (CL = to pF, TA = 25°C)

Anschlußbelegung




TRU	ТΗ	TAB	LE


M5	W	Z
0	0	1
0	1	0
1	0	0
1	1	1




0 = Exclusive NOR = Exclusive OR

Beispiele






3-Input OR Gate








3-Input NOR Gate












4560BCD-Addierer4561Neuner-Komplement-Bildner


SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	VDO	Min	Τγρ	Mex	Unit
Output Rise Time	ելո					D1
tтцн = (3.0 ns/pF) Сц + 30 ns		5.0	! -	180	360	
TTLH = (1.5 ns/pF) CL + 15 ns		10	! -	90	180	
tTLH = (1.1 ns/pF) CL + 10 ns		15	-	65	130	
Output Fall Time	1THL		T			ារ
tтн∟ = (1.5 ns/pF) CL + 25 ns		5.0	- 1	100	200	
tTHL = (0.75 ns/pF) CL + 12.5 ns		10	-	50	100	
tTHL = (0.55 ms/pF) CL + 9.5 ns		15	- 1	40	80	
Propagation Delay Time	TPLH.		1			ns
A or 6 to \$	TPHL					
tpLH_ tpHL = (1.7 ns/pF) CL + 665 ns		5.0	-	750	2100	1
tPLH_ tPHL = (0.66 ns/pF) CL + 297 ns		10	-	330	900	
tpLH_ tpHL = (0.5 ns/pF) CL + 195 ns		15	-	220	675	
A or B to Cout			1			Ds
tpLH_tpHL = (1.7 ns/pF) CL + 565 ns		5.0	- 1	650	1800	
tptH_tpHL = 10.66 ns/pF) CL + 197 ns		10	- 1	230	600	
tpLH_tpHL = (0.5 ns/pF) CL + 145 ns		15	- 1	170	450	
Cin to Cout			1	1		~
tp_H, tpHL = (1,7 ns/pF) CL + 465 ns		5.0	-	550	1500	
tptH tpHL = (0.66 ns/pF) CL + 187 ns		10	-	220	600	
tpLH_tpHL = (0.5 ns/pF) CL + 135 ns		15	-	160	450	
Turn-Off Delay Time	τρΓΗ		1	1	·	05
C _{in} to S						
tpLH = (1.7 ns/pF) CL + 715 ns		5.0	- 1	800	2250	
tpLH = (0.66 ns/pF) CL + 197 ns		10	1 -	350	975	ł
tpLH = (0.5 ns/pF) CL + 215 ns		15	- 1	240	750	
Turn-On Delay Time	TPHL		1	1		ns
C _{in} to S					1	1
tpңլ = (1,7 кs/pF) Сլ + 565 пк		5.0	-	650	1800	1
tpHL + {0.66 ns/pF} CL + 197 ns		10	-	230	600	1
tpyj = (0.5 ns/pF) CL + 145 ns		15	-	170	450	1

				INPUT					OUTPUT					
A4	A3	A2	AI	B4	B3	B2	BI	Cin	Cout	S4	S3	S2	\$1	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	1	0	0	0	0	1	
0	1	0	0	0	0	1	1	0	0	0	1	1	1	
0	1	0	0	0	0	1	1	1	0	1	0	0	0	
0	1	1	1	0	1	0	0	0	1	0	0	0	1	
0	1	1	1	0	1	0	0	1	1	0	0	1	0	
1	0	0	0	0	1	0	1	0	1	0	0	1	1	
0	1	1	0	1	0	0	0	0	1	0	1	0	0	
1	0	0	1	1	o	0	1	1	1	1	0	0	1	

Wahrheitstabelleund Anschlußbelegung 4560







Wahrheitstabelle und Anschlußbelegung 4561

Z	Comp	Comp	F1	F2	F3	F4	Mode	
0	0	0						
0	0	1	A1	A2	A3	A4	Straight-through	
0	1	1						
0	1	0	Ā1	A2	A2Ã3 + Ã2A3	Ā2Ā3Ā4	Complement	
<u>।</u>	X	×	0	0	0	0	Zero	

X = Don't Care.





4585 4 Bit-Komparator

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time	TLH					ns
^t TLH = (3.0 ns/pF) CL + 30 ns		5.0	-	180	360	
¹ TLH = (1.5 ns/pF) CL + 15 ns		10	-	90	180	
TLH = (1.1 ns/pF) CL + 10 ns		15	-	65	130	
Output Fall Time	1THL			<u>]</u>		ns
^t THL = {1.5 ns/pF} C _L + 25 ns		5.0	- 1	100	200	
THL = (0.75 ns/pF) CL + 12.5 ns		10	- 1	50	100	
17HL = (0.55 ns/pF) CL + 9.5 ns		15	- 1	40	80	
Turn-Off Delay Time	PLH.					ns,
tPLH, tPHL = (1.7 ns/pF) CL + 345 ns	1PHL	5.0	-	430	860	
tpLH_ tpHL = (0.66 ns/pF) CL + 147 ns		10	- 1	180	360	
tpLH_tpHL = (0.5 ns/pF) CL + 105 ns		15	-	130	260	

*The formula given is for the typical characteristics only.


TRUTH TABLE


INPUTS							OUTPUTS			
	COMPARING				CASCADING			0017013		
A3, B3	A2, B2	A1, B1	A0, B0	A <b< td=""><td>A=B</td><td>A>8</td><td>A<8</td><td>A=8</td><td>A>B</td></b<>	A=B	A>8	A<8	A=8	A>B	
A3>83	X	X	X	×	X	1	0	0	1	
A3-83	A2>82	×	×	X	×	1	0	0	1	
A3=83	A2=82	A1>B1	×	X	x	1	0	0	1	
A3-83	A2=B2	A1=81	A0>B0	×	×	1	0	0	1	
A3-83	A2-82	A1-81	A0-80	0	0	1	0	0	1	
A3-B3	A2=B2	A1-81	A0-B0	0	ר	1	0	1	0	
A3=B3	A2=B2	A1=B1	A0-B0	1	0	1	1	0	0	
A3=83	A2-82	A1=81	A0<80	X	X	×	1	0	0	
A3=B3	A2=82	A1< B1	l x	X	×	X	1	0	0	
A3=B3	A2 <b2< td=""><td>X</td><td>l ×</td><td>X</td><td>×</td><td>X</td><td>1</td><td>0</td><td>0</td></b2<>	X	l ×	X	×	X	1	0	0	
A3<83	×	X	×	×	×	×	1	0	0	

X = Don't Care

Anschlußbelegung







Beispiel für einen dreidekadigen Vergleich